- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69028 > MC68HC05T16B (MOTOROLA INC) 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP56 PDF資料下載
參數(shù)資料
| 型號： | MC68HC05T16B |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP56 |
| 封裝： | PLASTIC, SDIP-56 |
| 文件頁數(shù)： | 78/128頁 |
| 文件大小： | 734K |
| 代理商： | MC68HC05T16B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁當前第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁
MC68HC05T16
MOTOROLA
5-11
TIMERS
5
IRQN - IRQ Pin Trigger Option
1 (set)
–
Negative edge triggering for IRQ only.
0 (clear) –
Level and negative edge triggering for IRQ.
WDOG - COP Watchdog Enable
1 (set)
–
COP watchdog circuit enabled.
0 (clear) –
COP watchdog circuit disabled.
See Section 5.2.1 on COP watchdog reset.
RT1, RT0 - Rate Select for COP watchdog and RTI
See Section 5.2.1 on watchdog reset.
5.2.1
COP Watchdog Reset
The COP (Computer Operating Properly) watchdog timer function is implemented by using the
output of the Multi-Function Timer counter. The minimum COP reset rates are controlled by RT0
and RT1 of Multi-Function Timer register. If the COP circuit times out, an internal reset is
generated and the reset vector is fetched (at $FFFE & $FFFF). Preventing a COP time-out is
achieved by writing a ‘0’ to bit 0 of address $FFF0. The COP counter has to be cleared periodically
by software with a period less than COP reset rate.
Watchdog timer function will stop counting in Wait and Stop modes. Counting continues when it
wakes up from Wait mode, and a 4064 cycle delay after waking up from Stop mode.
The watchdog counter system is controlled by the WDOG bit in the Multi-Function Timer register
(bit 2 of address $1C). After power-on or external reset the watchdog system is disabled. Writing
a “1” to the WDOG bit will enable the watchdog system and the counter starts counting. Once
enabled, the watchdog system cannot be disabled by software. Writing a “0” to bit 0 of address
$FFF0 will reset watchdog counter to prevent a watchdog time-out.
Table 5-1 COP Reset and RTI Rates
RT1
RT0
Minimum COP reset period
E clock = 4.2MHz
RTI period
E clock = 4.2MHz
0
27.3ms
3.9ms
0
1
54.6ms
7.8ms
1
0
109.27ms
15.6ms
1
218.4ms
31.2ms
RT0 and RT1 should only be changed immediately after COP watchdog timer has been reset.
TPG
51
相關PDF資料 |
PDF描述 |
|---|---|
| MC68HC705V8CFU | 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PQFP64 |
| MC68HC705V8B | 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDIP56 |
| MC68HC705V8FN | 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PQCC68 |
| MC68HC705V8CFN | 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PQCC68 |
| MC68HC705X4CDW | 8-BIT, OTPROM, 2.2 MHz, MICROCONTROLLER, PDSO28 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC05V12 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontreller Unit |
| MC68HC05V12CFN | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification |
| MC68HC05X16 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:High-density complementary metal oxide semiconductor HCMOS) microcontroller unit |
| MC68HC05X32 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:High-density complementary metal oxide semiconductor HCMOS) microcontroller unit |
| MC68HC05X4 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit |
發(fā)布緊急采購，3分鐘左右您將得到回復。