參數(shù)資料
型號(hào): MC68HC05T16B
廠商: MOTOROLA INC
元件分類: 微控制器/微處理器
英文描述: 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP56
封裝: PLASTIC, SDIP-56
文件頁(yè)數(shù): 64/128頁(yè)
文件大?。?/td> 734K
代理商: MC68HC05T16B
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)當(dāng)前第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)
MOTOROLA
4-10
MC68HC05T16
RESETS AND INTERRUPTS
4
4.2.6
PAC Interrupt
Pulse Accumulator interrupt is enabled when the enable bit, PAIE of PAC Control register is set.
The interrupt service routine address for PAC is specied by the contents of memory location
$FFF2 and $FFF3.
PAOF - PAC Overow Interrupt Flag Bit.
1 (set)
A PAC overow from $FF to $00 has occurred.
0 (clear) –
No PAC overow has occurred.
It is set when the count in the pulse accumulator rolls over from $FF to $00. PAOF is cleared by
writing a “0” to the bit. An interrupt to the CPU is generated if the PAIE bit is set.
PAIE - PAC Interrupt Enable Bit
1 (set)
PAC overow Interrupt enabled.
0 (clear) –
PAC overow Interrupt disabled.
Refer to section 7 for detailed description of Pulse Accumulator.
4.2.7
OSD Interrupts
There are ve OSD interrupt sources, VFLBK bit and R0/1/2/3CF bits of OSD Status register, in
the OSD module. VFLB bit will be set whenever the leading edge of vertical yback pin, VFLBK,
has been detected. An interrupt will occur if the corresponding interrupt enable bit, VFINTE, is set.
Whenever each row terminates its display, RiCF bit will be set and an interrupt will be generated
provided that the corresponding interrupt enable bit, RiINTE is set. The interrupt service routine
address is specied by the contents of memory location $FFFA and $FFFB.
VFINTE - VFLBK interrupt enable
1 (set)
Vertical yback interrupt enabled.
0 (clear) –
Vertical yback interrupt disabled.
Address
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
State
on reset
PACTL
$0E
PAOF
PAEN PAMOD PAIE
0000 0000
Address
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
State
on reset
Frame Control 3 and Status
$2B
VFINTE MUTE1 MUTE0 VFLB
R3CF
R2CF
R1CF
R0CF 0000 0000
TPG
38
相關(guān)PDF資料
PDF描述
MC68HC705V8CFU 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PQFP64
MC68HC705V8B 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDIP56
MC68HC705V8FN 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PQCC68
MC68HC705V8CFN 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PQCC68
MC68HC705X4CDW 8-BIT, OTPROM, 2.2 MHz, MICROCONTROLLER, PDSO28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68HC05V12 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontreller Unit
MC68HC05V12CFN 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification
MC68HC05X16 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:High-density complementary metal oxide semiconductor HCMOS) microcontroller unit
MC68HC05X32 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:High-density complementary metal oxide semiconductor HCMOS) microcontroller unit
MC68HC05X4 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit