- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄69028 > MC68HC05T16B (MOTOROLA INC) 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP56 PDF資料下載
參數(shù)資料
| 型號(hào)： | MC68HC05T16B |
| 廠商： | MOTOROLA INC |
| 元件分類(lèi)： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP56 |
| 封裝： | PLASTIC, SDIP-56 |
| 文件頁(yè)數(shù)： | 44/128頁(yè) |
| 文件大?。?/td> | 734K |
| 代理商： | MC68HC05T16B |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)當(dāng)前第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)
MOTOROLA
2-2
MC68HC05T16
PIN DESCRIPTIONS AND INPUT/OUTPUT PORTS
2
PC0-PC7
40, 39, 37-32
These eight I/O lines comprise port C. The state of any pin is software
programmable. All port C lines are congured as input during power
on or external reset. PC0-3 are push-pull type pins, and PC4-7 are
+12V open-drain pins.
PE0/PWM0 to
PE7/PWM7
54, 55,56, 1
2, 3, 4, 5
These eight I/O lines comprise port E. The state of any pin is software
programmable. All port E lines are congured as input during power
on or external reset.
These pins become PWM outputs by setting the appropriate bits in
the port E Conguration register ($0C). See Section 2.2.2.
PF0-PF7
6-13
These eight I/O lines comprise port F. The state of any pin is software
programmable. All port F lines are congured as input during power
on or external reset.
Other functions are also shared with these pins, and is selected by
setting the appropriate bits in the port F Conguration register ($0D).
See Section 2.2.2.
PWM8, PWM9
6, 7
PWM channels.
These pins are shared with port pins PF0 and PF1, and are selected
by setting port F Conguration register ($0D) bits 0 and 1 respectively.
I, TONE
8. 9
The I pin of the OSD module expands the color selection range by
providing an intensity bit.
The HTONE pin is mainly used for creating transparent background
effect when the background of a character window overlaps the
original TV picture display.
These pins are shared with port pins PF2 and PF3.Selection is by the
port F Conguration register ($0D) bits 2 and 3 respectively.
ADCIN0, ADCIN1
14, 10
These are the two input channels to the analog to digital converter.
ADCIN1 pin is shared with port PF4, and is selected by setting the
port F Conguration register ($0D) bit 4.
SDA, SCL
11, 12
These two pins are the M-Bus interface pins. SDA is the data line, and
SCL is the clock line. These pins are shared with port pins PF5 and
PF6 respectively. Selection is by the port F Conguration register
($0D) bits 5 and 6.
PACIN
13
This is the clock/control input to the pulse accumulator.
This pin is shared with port pin PF7. Selection is by the port F
Conguration register ($0D) bit 7.
R, G, B
50, 49, 48
These are the output pins for OSD R, G, and B videos.
FBKG
47
This is the OSD output pin for blanking out the original TV picture
display so that OSD data can be displayed on the TV screen.
HFBLK, VFBLK
45, 46
These are the OSD input pins for horizontal and vertical yback
signals from the TV set chassis.They are used for synchronizing OSD
signals with TV display.
VCO
43
This OSD pin is the phase detector output pin. With a low-pass lter
this pin controls the frequency of the internal OSD VCO.
RP
42
This is an input pin for biasing the internal OSD VCO.
PIN NAME
56-pin SDIP
PIN No.
DESCRIPTION
TPG
20
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC705V8CFU | 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PQFP64 |
| MC68HC705V8B | 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDIP56 |
| MC68HC705V8FN | 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PQCC68 |
| MC68HC705V8CFN | 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PQCC68 |
| MC68HC705X4CDW | 8-BIT, OTPROM, 2.2 MHz, MICROCONTROLLER, PDSO28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC05V12 | 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:HCMOS Microcontreller Unit |
| MC68HC05V12CFN | 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:General Release Specification |
| MC68HC05X16 | 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:High-density complementary metal oxide semiconductor HCMOS) microcontroller unit |
| MC68HC05X32 | 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:High-density complementary metal oxide semiconductor HCMOS) microcontroller unit |
| MC68HC05X4 | 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。