參數資料
型號： MC68HC05F4FB
廠商： MOTOROLA INC
元件分類： 微控制器/微處理器
英文描述： 8-BIT, MROM, 1.789 MHz, MICROCONTROLLER, PQFP44
封裝： QFP-44
文件頁數： 89/130頁
文件大?。?/td> 2089K
代理商： MC68HC05F4FB
MC68HC05F4
MOTOROLA
6-11
16-BIT PROGRAMMABLE TIMER
6
6.4
Output compare
‘Output compare’ is a technique which may be used, for example, to generate an output waveform,
or to signal when a specic time period has elapsed, by presetting the output compare register to
the appropriate value.
There are two output compare registers: output compare register 1 (OCR1) and output compare
register 2 (OCR2).
There are two output compare interrupt enable bits (OC1IE and OC2IE).
6.4.1
Output compare register 1 (OCR1)
The 16-bit output compare register 1 is made up of two 8-bit registers at locations $0022 (MSB)
and $0023 (LSB). The contents of the output compare register 1 are compared with the contents
of the free-running counter continually and, if a match is found, the corresponding output compare
ag (OC1F) in the timer status register is set. If the timer compare output enable bit (CO1E) is set,
the output level (OLVL1) is transferred to pin TCMP1. The output compare register 1 values and
the output level bit should be changed after each successful comparison to establish a new
elapsed timeout. An interrupt can also accompany a successful output compare provided the
corresponding interrupt enable bit (OC1IE) is set. (The free-running counter is updated every four
internal bus clock cycles.)
After a processor write cycle to the output compare register 1 containing the MSB ($0022), the
output compare function is inhibited until the LSB ($0023) is also written. The user must write both
bytes (locations) if the MSB is written rst. A write made only to the LSB ($0023) will not inhibit the
compare 1 function. The processor can write to either byte of the output compare register 1 without
affecting the other byte. If the timer compare output enable bit (CO1E) is set, the output level
(OLVL1) bit is clocked to the output level register and hence to the TCMP1 pin whether the output
compare ag 1 (OC1F) is set or clear. The minimum time required to update the output compare
register 1 is a function of the program rather than the internal hardware. Because the output
compare ag 1 and the output compare register 1 are not dened at power on, and not affected
by reset, care must be taken when initializing output compare functions with software. The
following procedure is recommended:
–
Write to output compare 1 high to inhibit further compares;
–
Read the timer status register to clear OC1F (if set);
–
Write to output compare 1 low to enable the output compare 1 function.
Address
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
State
on reset
Output compare 1 high (OCR1H)
$0022
Undened
Output compare 1 low (OCR1L)
$0023
Undened
TPG
57
05F4Book Page 11 Tuesday, August 5, 1997 1:10 pm
相關PDF資料
PDF描述
MC68HC05F5FN 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PQCC44
MC68HC05F5P 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PDIP40
MC68HC05F5CFN 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PQCC44
MC68HC05F8B 8-BIT, MROM, 1.8 MHz, MICROCONTROLLER, PDIP56
MC68HC05F8FU 8-BIT, MROM, 1.8 MHz, MICROCONTROLLER, PQFP64
相關代理商/技術參數
參數描述
MC68HC05F5 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit
MC68HC05F6 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:MCU with DTMF/melody generator
MC68HC05F6P 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
MC68HC05F8 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:High-density complementary metal oxide semiconductor(HCMOS) microcontroller unit
MC68HC05J1 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:HCMOS MICROCONTROLLER UNIT
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*