- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45220 > MC68HC05F4FB (MOTOROLA INC) 8-BIT, MROM, 1.789 MHz, MICROCONTROLLER, PQFP44 PDF資料下載
參數(shù)資料
| 型號： | MC68HC05F4FB |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 1.789 MHz, MICROCONTROLLER, PQFP44 |
| 封裝： | QFP-44 |
| 文件頁數(shù)： | 107/130頁 |
| 文件大小： | 2089K |
| 代理商： | MC68HC05F4FB |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁當(dāng)前第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁
MOTOROLA
8-4
MC68HC05F4
RESETS AND INTERRUPTS
8
8.2.1
Interrupt priorities
Each potential interrupt source is assigned a priority which means that if more than one interrupt
is pending at the same time, the processor will service the one with the highest priority rst. For
example, if both an external interrupt and a timer interrupt are pending after an instruction
execution, the external interrupt is serviced rst.
8.2.2
Non-maskable software interrupt (SWI)
The software interrupt (SWI) is an executable instruction and a nonmaskable interrupt: it is
executed regardless of the state of the I-bit in the CCR. If the I-bit is zero (interrupts enabled), SWI
is executed after interrupts that were pending when the SWI was fetched, but before interrupts
generated after the SWI was fetched. The SWI interrupt service routine address is specied by
the contents of memory locations $3FFC and $3FFD.
8.2.3
Maskable hardware interrupts
If the interrupt mask bit (I-bit) of the CCR is set, all maskable interrupts (internal and external) are
masked. Clearing the I-bit allows interrupt processing to occur. IRQ is software selectable as
either edge or edge-and-level sensitive (bit 3 of the system option register).
Note:
The internal interrupt latch is cleared in the rst part of the interrupt service routine;
therefore, one external interrupt pulse could be latched and serviced as soon as the
I-bit is cleared.
8.2.3.1
Real time and core timer (CTIMER) interrupts
There are two different core timer interrupt ags that cause a CTIMER interrupt whenever an
interrupt is enabled and its ag becomes set, namely RTIF and CTOF. The interrupt ags and
enable bits are located in the CTIMER control and status register (CTCSR). These interrupts will
vector to the same interrupt service routine, whose start address is contained in memory locations
$3FF8 and $3FF9 (see Section 5.2.1 and Figure 5-1).
To make use of the real time interrupt the RTIE bit must rst be set. The RTIF bit will then be set
after the specied number of counts.
To make use of the core timer overow interrupt, the CTOFE bit must rst be set. The CTOF bit
will then be set when the core timer counter register overows from $FF to $00.
TPG
74
05F4Book Page 4 Tuesday, August 5, 1997 1:10 pm
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC05F5FN | 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PQCC44 |
| MC68HC05F5P | 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PDIP40 |
| MC68HC05F5CFN | 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PQCC44 |
| MC68HC05F8B | 8-BIT, MROM, 1.8 MHz, MICROCONTROLLER, PDIP56 |
| MC68HC05F8FU | 8-BIT, MROM, 1.8 MHz, MICROCONTROLLER, PQFP64 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC05F5 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit |
| MC68HC05F6 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:MCU with DTMF/melody generator |
| MC68HC05F6P | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| MC68HC05F8 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:High-density complementary metal oxide semiconductor(HCMOS) microcontroller unit |
| MC68HC05J1 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:HCMOS MICROCONTROLLER UNIT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。