參數(shù)資料
型號: MC68HC05F4FB
廠商: MOTOROLA INC
元件分類: 微控制器/微處理器
英文描述: 8-BIT, MROM, 1.789 MHz, MICROCONTROLLER, PQFP44
封裝: QFP-44
文件頁數(shù): 117/130頁
文件大?。?/td> 2089K
代理商: MC68HC05F4FB
MC68HC05F4
MOTOROLA
9-5
CPU CORE AND INSTRUCTION SET
9
9.2.6
Tables
Tables for all the instruction types listed above follow. In addition there is a complete alphabetical
listing of all the instructions (see Table 9-7), and an opcode map for the instruction set of the
M68HC05 MCU family (see Table 9-8).
9.3
Addressing modes
Ten different addressing modes provide programmers with the exibility to optimize their code for
all situations. The various indexed addressing modes make it possible to locate data tables, code
conversion tables and scaling tables anywhere in the memory space. Short indexed accesses are
single byte instructions; the longest instructions (three bytes) enable access to tables throughout
memory. Short absolute (direct) and long absolute (extended) addressing are also included. One
or two byte direct addressing instructions access all data bytes in most applications. Extended
addressing permits jump instructions to reach all memory locations.
The term ‘effective address’ (EA) is used in describing the various addressing modes. The
effective address is dened as the address from which the argument for an instruction is fetched
or stored. The ten addressing modes of the processor are described below. Parentheses are used
to indicate ‘contents of’ the location or register referred to. For example, (PC) indicates the
contents of the location pointed to by the PC (program counter). An arrow indicates ‘is replaced
by’ and a colon indicates concatenation of two bytes. For additional details and graphical
illustrations,
refer
to
the
M6805
HMOS/M146805
CMOS
Family
Microcomputer/
Microprocessor User's Manual or to the M68HC05 Applications Guide.
Table 9-1 MUL instruction
Operation
X:A
← X*A
Description
Multiplies the eight bits in the index register by the eight
bits in the accumulator and places the 16-bit result in the
concatenated accumulator and index register.
Condition
codes
H : Cleared
I : Not affected
N : Not affected
Z : Not affected
C : Cleared
Source
MUL
Form
Addressing mode
Cycles
Bytes
Opcode
Inherent
11
1
$42
TPG
83
05F4Book Page 5 Tuesday, August 5, 1997 1:10 pm
相關(guān)PDF資料
PDF描述
MC68HC05F5FN 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PQCC44
MC68HC05F5P 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PDIP40
MC68HC05F5CFN 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PQCC44
MC68HC05F8B 8-BIT, MROM, 1.8 MHz, MICROCONTROLLER, PDIP56
MC68HC05F8FU 8-BIT, MROM, 1.8 MHz, MICROCONTROLLER, PQFP64
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68HC05F5 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit
MC68HC05F6 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:MCU with DTMF/melody generator
MC68HC05F6P 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
MC68HC05F8 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:High-density complementary metal oxide semiconductor(HCMOS) microcontroller unit
MC68HC05J1 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:HCMOS MICROCONTROLLER UNIT