參數(shù)資料
型號： MC68CK338CPV14B1
廠商： FREESCALE SEMICONDUCTOR INC
元件分類： 微控制器/微處理器
英文描述： 32-BIT, 14.4 MHz, MICROCONTROLLER, PQFP144
封裝： PLASTIC, TQFP-144
文件頁數(shù)： 122/133頁
文件大?。?/td> 944K
代理商： MC68CK338CPV14B1
MC68CK338
MOTOROLA
MC68CK338TS/D
89
IL[2:0] — Interrupt Level
Setting IL[2:0] to a non-zero value causes the FCSM to request an interrupt of the selected level when
the COF bit sets. If IL[2:0] = %000, no interrupt will be requested when COF sets. These bits can be
read or written at any time and are cleared by reset.
IARB3 — Interrupt Arbitration Bit 3
This bit works in conjunction with IARB[2:0] in the BIUMCR. Each module that generates interrupt re-
quests on the IMB must have a unique value in the arbitration field. This interrupt arbitration identifica-
tion number is used to arbitrate for the IMB when modules generate simultaneous interrupts of the same
priority. The IARB3 bit is cleared by reset. Refer to 6.4.1 BIUSM Registers for more information on
IARB[2:0].
DRV[A:B] — Drive Time Base Bus
This bit field contains read/write bits that control the connection of the FCSM to the time base buses A
and B. These bits are cleared by reset. Refer to Table 52.
WARNING
Two time base buses should not be driven at the same time.
IN — Input Pin Status Bit
This read-only status bit reflects the logic state of the FCSM input pin. Writing to this bit has no effect,
nor does reset.
NOTE
The clock input of FCSM3 is internally connected to I/O pin CTD27 of DASM27 and
will read the state of that pin.
CLK[2:0] — Counter Clock Select
These read/write control bits select one of six internal clock signals (PCLK[1:6]) or one of two external
conditions on the external clock input pin. Maximum frequency of the external clock signals is fsys/4.
Refer to Table 54.
Table 50 Drive Time Base Bus Field
DRVA
DRVB
Bus Selected
0
No time base bus driven
0
1
Time base bus B is driven
1
0
Time base bus A is driven
1
Both time base buses A and B are driven
Table 51 Counter Clock Select Field
CLK2
CLK1
CLK0
Free-Running Counter Clock Source
000
PCLK1 (fsys ÷ 2 or fsys ÷ 3)
001
PCLK2 (fsys ÷ 4 or fsys ÷ 6)
010
PCLK3 (fsys ÷ 8 or fsys ÷ 12)
011
PCLK4 (fsys ÷ 16 or fsys ÷ 24)
100
PCLK5 (fsys ÷ 32 or fsys ÷ 48)
101
PCLK6 (fsys ÷ 64 or fsys ÷ 768)
1
0
External clock input, falling edge
1
External clock input, rising edge
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料
PDF描述
MC68CK338CPV14 32-BIT, 14.4 MHz, MICROCONTROLLER, PQFP144
MC68EN360CRC25 32-BIT, 25 MHz, RISC MICROCONTROLLER, CPGA241
MC68F333FE 32-BIT, FLASH, 16.78 MHz, MICROCONTROLLER, CQFP160
MC68F333FC 32-BIT, FLASH, 16.78 MHz, MICROCONTROLLER, PQFP160
MC68HC000L12F 16-BIT, 16.67 MHz, MICROPROCESSOR, CDIP64
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68CM16Z1 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:M68HC16Z Series
MC68CM16Z1CFC16 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:M68HC16Z Series
MC68CM16Z1CPV16 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:M68HC16Z Series
MC68E360VR25VLR2 功能描述:微處理器 - MPU QUICC ETHRN RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68E360ZP25VLR2 功能描述:IC MPU QUICC 32BIT 357-PBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標(biāo)準(zhǔn)包裝:1 系列:MPC85xx 處理器類型:32-位 MPC85xx PowerQUICC III 特點:- 速度:1.2GHz 電壓:1.1V 安裝類型:表面貼裝 封裝/外殼:783-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:783-FCPBGA（29x29） 包裝:托盤
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*