參數(shù)資料
型號: MC68CK338CPV14B1
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 微控制器/微處理器
英文描述: 32-BIT, 14.4 MHz, MICROCONTROLLER, PQFP144
封裝: PLASTIC, TQFP-144
文件頁數(shù): 118/133頁
文件大小: 944K
代理商: MC68CK338CPV14B1
MC68CK338
MOTOROLA
MC68CK338TS/D
85
IARB[2:0] — Interrupt Arbitration Field
This bit field and the IARB3 bit within each submodule provide 15 different interrupt arbitration numbers
that can be used to arbitrate between interrupt requests occurring on the IMB with the same interrupt
priority level.
The IARB field defaults to zero on reset, preventing the module from arbitrating during an IACK cycle.
If no arbitration takes place during the IACK cycle, the SIML generates a spurious interrupt, indicating
to the system that the interrupt arbitration number has not been initialized.
The CTM6 allows two different arbitration numbers to be used by providing each submodule with its own
IARB3 bit (which can be set or cleared in software). Once IARB[2:0] are assigned in the BIUSM, they
apply to all CTM6 interrupt requests. Therefore, CTM6 submodule interrupts can be prioritized with re-
quests from other modules at the same interrupt level. IARB[2:0] are cleared by reset.
Bits[7:6], [4:1] — Not Implemented
TBRS1, TBRS0 — Time Base Register Bus Select Bits
These bits specify which time base bus is accessed when the time base register (BIUTBR) is read. Re-
fer to Table 48.
BIUTEST — BIUSM Test Register
$YFF402
BIUTEST is used during factory testing of the CTM6. Accesses to BIUTEST must be made while the
MCU is in test mode.
BIUTBR is a read-only register used to read the value present on one of the time base buses. The time
base bus being accessed is determined by TBRS1 and TBRS0 in BIUMCR. Writing to BIUTBR has no
effect during normal operation.
6.5 Counter Prescaler Submodule (CPSM)
The counter prescaler submodule (CPSM) is a programmable divider system that provides the CTM6
counters with a choice of six clock signals (PCLKx) derived from the sixth frequency MCU system clock
(fsys). Five of these frequencies are derived from a fixed divider chain. The divide ratio is software se-
lectable from a choice of four divide ratios.
The CPSM is contained within the BIUSM. Figure 19 shows a block diagram of the CPSM.
Table 48 Time Base Register Bus Select Bits
TBRS1
TBRS0
Time Base Bus
0
TBB1
0
1
TBB2
1
0
TBB3
1
TBB4
BIUTBR — BIUSM Time Base Register
$YFF404
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
RESET:
0
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料
PDF描述
MC68CK338CPV14 32-BIT, 14.4 MHz, MICROCONTROLLER, PQFP144
MC68EN360CRC25 32-BIT, 25 MHz, RISC MICROCONTROLLER, CPGA241
MC68F333FE 32-BIT, FLASH, 16.78 MHz, MICROCONTROLLER, CQFP160
MC68F333FC 32-BIT, FLASH, 16.78 MHz, MICROCONTROLLER, PQFP160
MC68HC000L12F 16-BIT, 16.67 MHz, MICROPROCESSOR, CDIP64
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68CM16Z1 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:M68HC16Z Series
MC68CM16Z1CFC16 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:M68HC16Z Series
MC68CM16Z1CPV16 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:M68HC16Z Series
MC68E360VR25VLR2 功能描述:微處理器 - MPU QUICC ETHRN RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68E360ZP25VLR2 功能描述:IC MPU QUICC 32BIT 357-PBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標(biāo)準(zhǔn)包裝:1 系列:MPC85xx 處理器類型:32-位 MPC85xx PowerQUICC III 特點:- 速度:1.2GHz 電壓:1.1V 安裝類型:表面貼裝 封裝/外殼:783-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:783-FCPBGA(29x29) 包裝:托盤