- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371014 > MC145225 (Motorola, Inc.) Dual PLL Frequency Synthesizers With DACs and Voltage Multipliers(帶DACs和電壓乘法器的雙PLL頻率合成器) PDF資料下載
參數(shù)資料
| 型號： | MC145225 |
| 廠商： | Motorola, Inc. |
| 英文描述： | Dual PLL Frequency Synthesizers With DACs and Voltage Multipliers(帶DACs和電壓乘法器的雙PLL頻率合成器) |
| 中文描述： | 雙鎖相環(huán)頻率合成器與DAC和電壓倍增器（帶數(shù)模轉(zhuǎn)換器和電壓乘法器的雙鎖相環(huán)頻率合成器） |
| 文件頁數(shù)： | 28/71頁 |
| 文件大小： | 906K |
| 代理商： | MC145225 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁
MC145225 MC145230
28
MOTOROLA RF/IF DEVICE DATA
Figure 20. PDout–Hi and PDout–Lo Detector Output Characteristics
*At this point, when both fR and fV are in phase, the output source and sink circuits are turned on for a short interval.
NOTES:
1. The detector generates error pulses during out–of–lock conditions. When locked in phase and frequency, the output is high impedance and
the voltage at that pin is determined by the low–pass filter capacitor.
2. Waveform shown applies when the fout/Pol pin is low and the Mode pin is high.
3. When the fout/Pol pin is high and Mode is high, the PDout–Hi and PDout–Lo waveform is inverted.
4. The waveform shown is also the default when the Mode pin is low.
fR
Reference
Osce
÷
R)
fV
VCO Feedback
(fin
÷
N)
PDout–Hi,
PDout–Lo
Source Current
Float
Sink Current
*
Figure 21. PDout Detector Output Characteristics
*At this point, when both fR and fV are in phase, the output source and sink circuits are turned on for a short interval.
NOTES:
1. The detector generates error pulses during out–of–lock conditions. When locked in phase and frequency, the output is high impedance
and the voltage at that pin is determined by the low–pass filter capacitor.
2. Waveform shown applies when the fout/Pol pin is low and the Mode pin is high.
3. When the fout/Pol pin is high and Mode is high, the PDout waveform is inverted.
4. The waveform shown is also the default when the Mode pin is low.
fR
Reference
Osce
÷
R )
fV
VCO Feedback
(fin
÷
N )
PDout
High Voltage
High Z
Low Voltage
*
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC145230 | Dual PLL Frequency Synthesizers With DACs and Voltage Multipliers(帶DACs和電壓乘法器的雙PLL頻率合成器) |
| MC14528BCL | Dual Monostable Multivibrator |
| MC14528 | DEFLECTION PROCESSOR FOR MULTISYNC MONITORS |
| MC14528 | Dual Monostable Multivibrator |
| MC14528BFEL | Dual Monostable Multivibrator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC14522BCP | 制造商:Motorola Inc 功能描述:Counter, Down, Decade, 16 Pin, Plastic, DIP |
| MC14522BDW | 制造商:Motorola Inc 功能描述: |
| MC14526B AC7 WAF | 制造商:ON Semiconductor 功能描述: |
| MC14526BAC7 WAF | 制造商:ON Semiconductor 功能描述: |
| MC14526BCL | 制造商: 功能描述: 制造商:undefined 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。