- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371014 > MC145225 (Motorola, Inc.) Dual PLL Frequency Synthesizers With DACs and Voltage Multipliers(帶DACs和電壓乘法器的雙PLL頻率合成器) PDF資料下載
參數(shù)資料
| 型號： | MC145225 |
| 廠商： | Motorola, Inc. |
| 英文描述： | Dual PLL Frequency Synthesizers With DACs and Voltage Multipliers(帶DACs和電壓乘法器的雙PLL頻率合成器) |
| 中文描述： | 雙鎖相環(huán)頻率合成器與DAC和電壓倍增器（帶數(shù)模轉(zhuǎn)換器和電壓乘法器的雙鎖相環(huán)頻率合成器） |
| 文件頁數(shù)： | 12/71頁 |
| 文件大?。?/td> | 906K |
| 代理商： | MC145225 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當(dāng)前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁
MC145225 MC145230
12
MOTOROLA RF/IF DEVICE DATA
Table 2. Output A Configuration
Bit
R 20
C7
ááááááááááááá
ááá
á
áááááááááááááá
ááááááááááááá
á
áááááá
Mode
Pin 10 — Mode Input
When the Mode pin is tied low (approximately Gnd), the
pair of pins named fout/Pol and fout/Pol become outputs fout
and fout. As such, these pins are the divided down reference
frequency. The division ratio is controlled by bits per Table 6.
In addition, when Mode is low, the R counter is preceded by
a fixed–divide prescaler. Also, only a crystal may be used at
pins Oscb and Osce; an external reference, such as a TCXO,
should not be used to drive either pin. The default on the
phase detector polarity is positive. See the summary in
Table 3.
When the Mode pin is tied high (approximately Vpos), the
pair of pins named fout/Pol and fout/Pol become inputs Pol
and Pol. As such, these pins control the polarity of the
phase/frequency detectors for PLL and PLL, respectively. In
addition, when Mode is high, the R counter is preceded by a
dual–modulus prescaler. Therefore, the R counter is
completely programmable per Figure 16. Also, either a
crystal or TCXO may be used with the device. See the
summary in Table 3.
R 21
áá
ááááááááá
á
High Level
á
Function of Output A
ááááááááááááá
áááááááááááááá
áá
0
áá
á
0
0
fR
Indicator
General–Purpose Output,
á
á
áá
á
General–Purpose Output,
ááááááááááááá
1
0
á
áá
á
á
á
Mode Pin = Low Level
ááááááááááááááá
á
ááááááááááááááá
á
á
ááááááááááááááá
ááááááááááááááá
á
ááááááááááááááá
á
á
ááááááááááááááá
Output C
Pin 16 — General–Purpose Digital Output
This pin is controllable by bit C5 as either low level or high
impedance per Table 4.
The output driver is an open–drain N–channel MOSFET
connected to Gnd. The ESD (electrostatic discharge)
protection circuit for this pin is tied to Gnd and Vpos. Thus,
á
á
á
á
ááááááááááááááá
ááá
ááá
ááá
Oscillator
á
ááááá
ááááá
Supports a crystal only
á
ááááá
Supports crystal or
controls polarity of
á
á
á
á
á
Pin is Pol input and
controls polarity of
ááá
ááá
ááá
á
ááááá
á
accommodated
increments of 0.5
á
Programmable in
á
pin
á
á
á
controls whether
voltages above Vpos are clipped at approximately 0.7 V
above Vpos. If unused, Output C should be left open.
áááááááááááá
áááááááááááá
á
ááááááááááá
á
ááááááááááá
áá
áá
á
(ON resistance per
Electrical Table)
á
Low level
á
1
á
High impedance
Output B
Pin 25 — General–Purpose Digital Output
This pin is controllable by bits C6 and C1 as either low
level, high level, or high impedance per Table 5. Note that
whenever the main PLL is placed in standby by bit C1, Output
B is forced to high impedance. The three–state MOSFET
output is slew–rate limited. If unused, Output B should be left
open.
Table 5. Output B Programming
ááááááááááááááá
ááááááááááááááá
ááááááááááááááá
ááááááááááá
*Power–up default.
ááááááááááááááá
ááááááááááááááá
0
Bit C6
State of
Output B Pin
ááááá
ááááá
ááááá
ááááá
Condition of
Main PLL
0
0
Low level
Active
1
High impedance*
Standby*
1
0
High level
Active
1
1
High impedance
Standby
fout/Pol and fout/Pol
Pins 28 and 27 — Dual–purpose Outputs/Inputs
These pins are outputs when the Mode pin is low and
inputs when the Mode pin is high.
When the Mode pin is low, these pins are small–signal
differential outputs fout and fout with a frequency derived from
the signal present at the Osce pin. The frequency of the
output signal is per Table 6. If this function is not needed, the
Mode pin should be tied high, which minimizes supply
current. In this case, these inputs must be tied high or low per
Tables 7 and 8.
Table 6. fout and fout Frequency
áááááááááááááá
áááááááááááááá
áááááááááááááá
áááááááááááááá
áááááááááááááá
áááááááááááááá
áááááááááááááá
áááááááááááááá
áááááááááááááá
áááááááááááááá
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC145230 | Dual PLL Frequency Synthesizers With DACs and Voltage Multipliers(帶DACs和電壓乘法器的雙PLL頻率合成器) |
| MC14528BCL | Dual Monostable Multivibrator |
| MC14528 | DEFLECTION PROCESSOR FOR MULTISYNC MONITORS |
| MC14528 | Dual Monostable Multivibrator |
| MC14528BFEL | Dual Monostable Multivibrator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC14522BCP | 制造商:Motorola Inc 功能描述:Counter, Down, Decade, 16 Pin, Plastic, DIP |
| MC14522BDW | 制造商:Motorola Inc 功能描述: |
| MC14526B AC7 WAF | 制造商:ON Semiconductor 功能描述: |
| MC14526BAC7 WAF | 制造商:ON Semiconductor 功能描述: |
| MC14526BCL | 制造商: 功能描述: 制造商:undefined 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。