參數(shù)資料
型號(hào): MC145181
廠(chǎng)商: Motorola, Inc.
英文描述: Dual 550/60MHz PLL Frequency Synthesizers with DACs and Voltage Multipliers(帶DACs和電壓乘法器的雙550/60MHzPLL頻率合成器)
中文描述: 雙550/60MHz鎖相環(huán)頻率合成器的DAC和電壓倍增器(帶數(shù)模轉(zhuǎn)換器和電壓乘法器的雙550/60MHzPLL頻率合成器)
文件頁(yè)數(shù): 27/71頁(yè)
文件大?。?/td> 907K
代理商: MC145181
MC145181
27
MOTOROLA RF/IF DEVICE DATA
Figure 19. Lock Detector Operation
fR vs fV
Phase
Relationship
LD
Output
One fR Period
> LD
Window
< LD
Window
< LD
Window
< LD
Window
< LD
Window
< LD
Window
< LD
Window
> LD
Window
> LD
Window
Locked
Unlocked
NOTES:
1. Illustration shown is for the main loop and applies when the secondary loop is either phase locked or in
standby. The actual detector outputs for each loop are ANDed together at the LD pin.
2. The secondary loop is similar to the above illustration.
3. The approximate lock detect window for the main loop is either 64 or 256 Osce cycles and is programmable
via bit N22. The approximate window for the secondary loop is 64 Osce cycles and is not programmable.
4. The LD output is low whenever the phase difference is more than the lock detect window.
5. The LD output is high whenever the phase difference is less than the lock detect window and continues to
be less than the window for 3 fR periods or more.
LOCK DETECTOR OUTPUT CONDITIONS
fR versus fV Relation
Frequency is the same with phase inside the
LD window
Lock Detector Output
Microcontroller Action
Static high level output
Senses high level and no edges, therefore loop
is locked
Frequency is the same with phase outside
the LD window
Static low level output
Senses low level, therefore loop is unlocked
Frequency is slightly different, thus phase is
changing
Dynamic “chattering” output, output has
transitions
Senses edges, therefore loop is unlocked
Frequency is grossly different
Static low level output
Senses low level, therefore loop is unlocked
NOTE:
For simplicity, this table applies to the main loop. The secondary loop is similar. The detector outputs feed an AND gate whose output is the LD pin.
相關(guān)PDF資料
PDF描述
MC145193 1.1GHz PLL Frequency Synthesizer(1.1GHz PLL頻率合成器)
MC145202-1 PLL Frequency Synthesizer(2.0GHz PLL頻率合成器)
MC145225 Dual PLL Frequency Synthesizers With DACs and Voltage Multipliers(帶DACs和電壓乘法器的雙PLL頻率合成器)
MC145230 Dual PLL Frequency Synthesizers With DACs and Voltage Multipliers(帶DACs和電壓乘法器的雙PLL頻率合成器)
MC14528BCL Dual Monostable Multivibrator
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC14518BCP 功能描述:計(jì)數(shù)器移位寄存器 3-18V Dual BCD Up RoHS:否 制造商:Texas Instruments 計(jì)數(shù)器類(lèi)型: 計(jì)數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類(lèi)型: 輸入線(xiàn)路數(shù)量:1 輸出類(lèi)型:Open Drain 傳播延遲時(shí)間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel
MC14518BCPG 功能描述:計(jì)數(shù)器移位寄存器 3-18V Dual BCD Up RoHS:否 制造商:Texas Instruments 計(jì)數(shù)器類(lèi)型: 計(jì)數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類(lèi)型: 輸入線(xiàn)路數(shù)量:1 輸出類(lèi)型:Open Drain 傳播延遲時(shí)間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel
MC14518BDW 功能描述:計(jì)數(shù)器移位寄存器 3-18V Dual BCD Up RoHS:否 制造商:Texas Instruments 計(jì)數(shù)器類(lèi)型: 計(jì)數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類(lèi)型: 輸入線(xiàn)路數(shù)量:1 輸出類(lèi)型:Open Drain 傳播延遲時(shí)間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel
MC14518BDWG 功能描述:計(jì)數(shù)器移位寄存器 3-18V Dual BCD Up RoHS:否 制造商:Texas Instruments 計(jì)數(shù)器類(lèi)型: 計(jì)數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類(lèi)型: 輸入線(xiàn)路數(shù)量:1 輸出類(lèi)型:Open Drain 傳播延遲時(shí)間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel
MC14518BDWR2 功能描述:計(jì)數(shù)器移位寄存器 3-18V Dual BCD Up RoHS:否 制造商:Texas Instruments 計(jì)數(shù)器類(lèi)型: 計(jì)數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類(lèi)型: 輸入線(xiàn)路數(shù)量:1 輸出類(lèi)型:Open Drain 傳播延遲時(shí)間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel