- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371014 > MC145181 (Motorola, Inc.) Dual 550/60MHz PLL Frequency Synthesizers with DACs and Voltage Multipliers(帶DACs和電壓乘法器的雙550/60MHzPLL頻率合成器) PDF資料下載
參數(shù)資料
| 型號： | MC145181 |
| 廠商： | Motorola, Inc. |
| 英文描述： | Dual 550/60MHz PLL Frequency Synthesizers with DACs and Voltage Multipliers(帶DACs和電壓乘法器的雙550/60MHzPLL頻率合成器) |
| 中文描述： | 雙550/60MHz鎖相環(huán)頻率合成器的DAC和電壓倍增器（帶數(shù)模轉(zhuǎn)換器和電壓乘法器的雙550/60MHzPLL頻率合成器） |
| 文件頁數(shù)： | 13/71頁 |
| 文件大?。?/td> | 907K |
| 代理商： | MC145181 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁
MC145181
13
MOTOROLA RF/IF DEVICE DATA
When the Mode pin is high, these pins are digital inputs
Pol and Pol which control the polarity of the phase/frequency
detectors. See Tables 7 and 8. Positive polarity is used when
an increase in an external VCO control voltage input causes
an increase in VCO output frequency. Negative polarity is
used when a decrease in an external VCO control voltage
input causes an increase in VCO output frequency.
Table 7. Main Phase/Frequency Detector Polarity
áááááááááááááá
á
áááááááááááááá
áááááááááááááá
áááááááááááááá
áá
á
áá
á
(PDout–Lo and PDout–Hi)
ááááááá
á
áááááááááááááá
High
High
Negative
Table 8. Secondary Phase/Frequency
Detector Polarity
ááááááááááááá
á
á
ááááááááááá
ááááááááááááá
ááááááááááááá
ááááááááááááá
áá
Mode Pin
á
á
áá
áá
á
á
(PDout)
ááááá
ááááá
á
á
5B. REFERENCE PINS
Osce and Oscb
Pins 1 and 32 — Reference Oscillator Transistor Emitter
and Base
These pins can be configured to support an external
crystal in a Colpitts oscillator configuration. The required
connections for the crystal circuit are shown in the
Crystal
Oscillator Considerations
section.
Additionally, the pins can be configured to accept an
external reference frequency source, such as a TCXO. In this
case, the reference signal is ac coupled into Osce and the
Oscb pin is left floating. See Figure 11.
Bit C6 and the Mode input pin control the configuration of
these pins per Table 9.
áááááááááááááááá
á
á
áááááááááááááááá
á
ááááááááááá
áá
áá
Low
áááááááááááááááá
Pin
á
Bit C6
áá
á
X
áá
Configuration
ááááá
á
Supports Crystal
ááááá
ááááááá
ááááá
ááááá
Comment
C6 used to control
á
á
áááááááááááááááá
áá
á
ááááá
ááááá
á
5C. LOOP PINS
fin and fin
Pins 12 and 13 — Frequency Input for Main Loop (PLL)
These pins feed the on–chip RF amplifier which drives the
high–speed N counter. This input may be fed differentially.
However, it is usually used in a single–ended configuration
with fin driven while fin is tied to a good RF ground (via a
capacitor). The signal source driving this input must be ac
coupled and originates from an external VCO.
The sensitivity of the RF amplifier is dependent on
frequency as shown in the Loop Specifications table.
Sensitivity of the fin input is specified as a level across a 50
load driven by a 50
source. A VCO that can drive a load
within the data sheet limits can also drive fin. Usually, to avoid
load pull and resultant frequency modulation of the VCO, fin is
lightly coupled by a small value capacitor and/or a resistor.
See the applications circuit of Figure 65.
fin
Pin 30 — Frequency Input for Secondary Loop (PLL )
This pin feeds the on–chip RF amplifier which drives the
high–speed N counter. This input is used in a single–ended
configuration. The signal source driving this input must be ac
coupled and originates from an external VCO.
The sensitivity of the RF amplifier is dependent on
frequency as shown in the Loop Specifications table.
Sensitivity of the fin input is specified as a level across a
50
load driven by a 50
source. A VCO that can drive a
load within the data sheet limits can also drive fin. Usually, to
avoid load pull and resultant frequency modulation of the
VCO, fin is lightly coupled by a small value capacitor and/or
a resistor. See the applications circuit of Figure 65.
If the secondary loop is not used, PLL should be placed in
standby and fin should be left open.
PDout–Hi and PDout–Lo
Pins 19 and 20 — Phase/Frequency Detector Outputs
for Main Loop (PLL)
Each pin is a three–state current source/sink/float output
for use as a loop error signal when combined with an external
low–pass loop filter. Under bit control, PDout–Lo has either
one–quarter or one–eighth the output current of PDout–Hi per
Table 10. The detector is characterized by a linear transfer
function (no dead zone). The polarity of the detector is
controllable. The operation of the detector is described below
and shown in Figure 20.
Table 10. Current Ratio of PDout–Hi
PDout–Hi:PDout–Lo
áááááááááá
á
áááááááááá
áááááááááá
áááááááááá
Bit
á
áááááá
á
When the Mode pin is high, positive polarity occurs when
the Pol pin is low. Also, when the Mode pin is low, polarity
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC145193 | 1.1GHz PLL Frequency Synthesizer(1.1GHz PLL頻率合成器) |
| MC145202-1 | PLL Frequency Synthesizer(2.0GHz PLL頻率合成器) |
| MC145225 | Dual PLL Frequency Synthesizers With DACs and Voltage Multipliers(帶DACs和電壓乘法器的雙PLL頻率合成器) |
| MC145230 | Dual PLL Frequency Synthesizers With DACs and Voltage Multipliers(帶DACs和電壓乘法器的雙PLL頻率合成器) |
| MC14528BCL | Dual Monostable Multivibrator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC14518BCP | 功能描述:計數(shù)器移位寄存器 3-18V Dual BCD Up RoHS:否 制造商:Texas Instruments 計數(shù)器類型: 計數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
| MC14518BCPG | 功能描述:計數(shù)器移位寄存器 3-18V Dual BCD Up RoHS:否 制造商:Texas Instruments 計數(shù)器類型: 計數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
| MC14518BDW | 功能描述:計數(shù)器移位寄存器 3-18V Dual BCD Up RoHS:否 制造商:Texas Instruments 計數(shù)器類型: 計數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
| MC14518BDWG | 功能描述:計數(shù)器移位寄存器 3-18V Dual BCD Up RoHS:否 制造商:Texas Instruments 計數(shù)器類型: 計數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
| MC14518BDWR2 | 功能描述:計數(shù)器移位寄存器 3-18V Dual BCD Up RoHS:否 制造商:Texas Instruments 計數(shù)器類型: 計數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。