參數(shù)資料
型號(hào)： MC145181
廠(chǎng)商： Motorola, Inc.
英文描述： Dual 550/60MHz PLL Frequency Synthesizers with DACs and Voltage Multipliers(帶DACs和電壓乘法器的雙550/60MHzPLL頻率合成器)
中文描述： 雙550/60MHz鎖相環(huán)頻率合成器的DAC和電壓倍增器（帶數(shù)模轉(zhuǎn)換器和電壓乘法器的雙550/60MHzPLL頻率合成器）
文件頁(yè)數(shù)： 23/71頁(yè)
文件大?。?/td> 907K
代理商： MC145181
MC145181
23
MOTOROLA RF/IF DEVICE DATA
R REGISTER BITS
See Figure 16 for R register access and serial data
format.
Y Coefficient (R 23 and R 22)
These bits are programmed per Table 18. Note that for the
MC145181, the bits are always programmed as 00. For
compatibility, the other combinations are reserved for use
with the MC145225 and MC145230.
áááááááááááá
á
áááááááááááá
áááááááááááá
áááááááááááá
Output A Function (R 21 and R 20)
These bits control the function of the Output A pin per
Table 19. When selected as a general–purpose output, bit C7
controls the state of the pin. The signals fR and fR are the
outputs of the R and R counters, respectively. The selection
as a detector pulse is a test feature.
á
á
áá
á
áááááá
á
Maximum Allowed
áááááááááááá
áááááááááááá
Table 19. Output A Function Selection
áááááááááááá
á
áááááááááááá
á
á
áá
R 20
á
á
for Output A
áááááááááááá
0
0
General–Purpose Output
áááááááááááá
0
1
fR
áááááááááááá
1
0
fR
Phase/Frequency Detector
áááááááááááá
1
1
V–Mult Control (R 19, R 18, R 17)
These bits control the voltage multiplier per Table 20.
When the multiplier is in the active state, the bits determine
the voltage multiplier’s refresh rate of the capacitor tied to the
Cmult pin.
When active, the bits should be programmed for the
lowest possible maximum frequency shown in the table. This
ensures that the voltage multiplier is operating at optimum
efficiency. For example, for a system utilizing a 16.8 MHz
reference, bits R 19, R 18, and R 17 should be programmed
as 001 if the user desires to use the voltage multiplier. If the
user does not want to use the multiplier, the bits should be
programmed as 000. In the latter case, only a 0.1
μ
F bypass
capacitor is needed at the Cmult pin and an external
phase/frequency detector supply voltage of 3.6 to 5.25 V
must be provided to the Cmult pin.
áááááááááááááá
áá
ááááááá
áááááááááááááá
áááááááááááááá
áááááááááááááá
áááááááááááááá
R 19
á
R 18
á
á
R 17
á
á
Multiplier
State
Inactive
á
Frequency at
Osce Pin
ááááá
80 MHz
á
0
0
0
0
0
1
Active
20 MHz
áááááááááááááá
0
1
0
Active
40 MHz
0
1
1
Active
80 MHz
1
X
X
—
(for factory evaluation)
Test/Rst (R 16)
This bit must be programmed to 0 by the user.
R Counter Divide Ratio (R 15 to R 0)
These bits control the R counter divide ratio. Thus, these
bits determine the secondary loop’s minimum step size. This
step size is the same as the phase/frequency detector’s
operating frequency which must not exceed 600 kHz.
With the Mode pin tied high, the minimum allowed value is
20. The maximum value is 32,767.5. For ease of
programming, binary representation is used. However, the
binary value must be multiplied by 2. For example, if a divide
ratio of 1000 is needed, the 1000 in decimal is converted to
binary 0000 0011 1110 1000. This value is multiplied by 2
and becomes 0000 0111 1101 0000 and is loaded into the
device for R 15 to R 0. See Figure 16.
With the Mode pin tied low, Table 21 shows the divide
ratios available. There are two formulas for the divide ratio
when Mode is low.
If R 1 R 0 are 00: R Ratio = (Value of R 15 to R 2) x 2.
If R 1 R 0 are 01, 10, 11: R Ratio = (Value of R 15 to R 2)
x 2.5.
相關(guān)PDF資料
PDF描述
MC145193 1.1GHz PLL Frequency Synthesizer(1.1GHz PLL頻率合成器)
MC145202-1 PLL Frequency Synthesizer(2.0GHz PLL頻率合成器)
MC145225 Dual PLL Frequency Synthesizers With DACs and Voltage Multipliers(帶DACs和電壓乘法器的雙PLL頻率合成器)
MC145230 Dual PLL Frequency Synthesizers With DACs and Voltage Multipliers(帶DACs和電壓乘法器的雙PLL頻率合成器)
MC14528BCL Dual Monostable Multivibrator
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC14518BCP 功能描述:計(jì)數(shù)器移位寄存器 3-18V Dual BCD Up RoHS:否 制造商:Texas Instruments 計(jì)數(shù)器類(lèi)型: 計(jì)數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類(lèi)型: 輸入線(xiàn)路數(shù)量:1 輸出類(lèi)型:Open Drain 傳播延遲時(shí)間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel
MC14518BCPG 功能描述:計(jì)數(shù)器移位寄存器 3-18V Dual BCD Up RoHS:否 制造商:Texas Instruments 計(jì)數(shù)器類(lèi)型: 計(jì)數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類(lèi)型: 輸入線(xiàn)路數(shù)量:1 輸出類(lèi)型:Open Drain 傳播延遲時(shí)間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel
MC14518BDW 功能描述:計(jì)數(shù)器移位寄存器 3-18V Dual BCD Up RoHS:否 制造商:Texas Instruments 計(jì)數(shù)器類(lèi)型: 計(jì)數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類(lèi)型: 輸入線(xiàn)路數(shù)量:1 輸出類(lèi)型:Open Drain 傳播延遲時(shí)間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel
MC14518BDWG 功能描述:計(jì)數(shù)器移位寄存器 3-18V Dual BCD Up RoHS:否 制造商:Texas Instruments 計(jì)數(shù)器類(lèi)型: 計(jì)數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類(lèi)型: 輸入線(xiàn)路數(shù)量:1 輸出類(lèi)型:Open Drain 傳播延遲時(shí)間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel
MC14518BDWR2 功能描述:計(jì)數(shù)器移位寄存器 3-18V Dual BCD Up RoHS:否 制造商:Texas Instruments 計(jì)數(shù)器類(lèi)型: 計(jì)數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類(lèi)型: 輸入線(xiàn)路數(shù)量:1 輸出類(lèi)型:Open Drain 傳播延遲時(shí)間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*