參數(shù)資料
型號: M306H7MC-XXXFP
元件分類: 微控制器/微處理器
英文描述: 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP100
封裝: 14 X 20 MM, 0.65 MM PITCH, PLASTIC, QFP-100
文件頁數(shù): 63/115頁
文件大小: 3146K
代理商: M306H7MC-XXXFP
Rev.2.10
Oct 25, 2006
Page 51 of 326
REJ03B0152-0210
M306H7MG-XXXFP/MC-XXXFP/FGFP
6. INTERRUPTS
6.9
Interrupt Sequence
An interrupt sequence — what are performed over a period from the instant an interrupt is accepted to the instant
the interrupt routine is executed — is described here.
If an interrupt occurs during execution of an instruction, the processor determines its priority when the execution of
the instruction is completed, and transfers control to the interrupt sequence from the next cycle. If an interrupt
occurs during execution of either the SMOVB, SMOVF, SSTR or RMPA instruction, the processor temporarily
suspends the instruction being executed, and transfers control to the interrupt sequence.
The CPU behavior during the interrupt sequence is described below. Figure 6.4 shows time required for executing
the interrupt sequence.
(1) The CPU gets interrupt information (interrupt number and interrupt request priority level) by reading the
address 0000016. Then it clears the IR bit for the corresponding interrupt to “0” (interrupt not requested).
(2) The FLG register immediately before entering the interrupt sequence is saved to the CPU’s internal temporary
register(Note 1).
(3) The I, D and U flags in the FLG register become as follows:
The I flag is cleared to “0” (interrupts disabled).
The D flag is cleared to “0” (single-step interrupt disabled).
The U flag is cleared to “0” (ISP selected).
However, the U flag does not change state if an INT instruction for software interrupt Nos. 32 to 63 is executed.
(4) The CPU’s internal temporary register (Note 1) is saved to the stack.
(5) The PC is saved to the stack.
(6) The interrupt priority level of the accepted interrupt is set in the IPL.
(7) The start address of the relevant interrupt routine set in the interrupt vector is stored in the PC.
After the interrupt sequence is completed, the processor resumes executing instructions from the start address of
the interrupt routine.
Note: This register cannot be used by user.
Figure 6.4
Time Required for Executing Interrupt Sequence
Indeterminate (Note 1)
1
2
34
56
78
9
10
11
12
13
14
15
16
17
18
Indeterminate (Note 1)
SP-2
contents
SP-4
contents
vec
contents
vec+2
contents
Interrupt
information
Address
000016
Indeterminate (Note 1)
SP-2
SP-4
vec
vec+2
PC
CPU clock
Address bus
Data bus
WR
RD
Note 1 : The indeterminate state depends on the instruction queue buffer. A read cycle occurs when
the instruction queue buffer is ready to accept instructions.
Note 2 : The WR signal timing shown here is for the case where the stack is located in the internal RAM.
(Note 2)
相關(guān)PDF資料
PDF描述
M306NMFHTGP 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP128
M306NMFJVGP 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP128
M306NKFJVGP 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP100
M306NKFHVGP 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP100
M306NKFJTGP 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP100
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M306H7MG-XXXFP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA ACQUISITION CONTROLLER
M306K7F8LRP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
M306K9FCLRP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
M306K9T2-CPE 功能描述:M-SUPPORT TOOL RoHS:否 類別:編程器,開發(fā)系統(tǒng) >> 內(nèi)電路編程器、仿真器以及調(diào)試器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 19/Jul/2010 標(biāo)準(zhǔn)包裝:1 系列:* 類型:* 適用于相關(guān)產(chǎn)品:* 所含物品:*
M306KAFCLRP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Description