- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄296349 > M29W640GB70ZA6F (STMICROELECTRONICS) 4M X 16 FLASH 3V PROM, 70 ns, PBGA48 PDF資料下載
參數(shù)資料
| 型號： | M29W640GB70ZA6F |
| 廠商： | STMICROELECTRONICS |
| 元件分類： | PROM |
| 英文描述： | 4M X 16 FLASH 3V PROM, 70 ns, PBGA48 |
| 封裝： | 6 X 8 MM, 0.80 MM PITCH, ROHS COMPLIANT, TFBGA-48 |
| 文件頁數(shù)： | 25/90頁 |
| 文件大小： | 849K |
| 代理商： | M29W640GB70ZA6F |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁
M29W640GH, M29W640GL, M29W640GT, M29W640GB
Command Interface
31/90
4.2.8
Unlock Bypass Reset command
The Unlock Bypass Reset command can be used to return to Read/Reset mode from
Unlock Bypass Mode. Two Bus Write operations are required to issue the Unlock Bypass
Reset command. Read/Reset command does not exit from Unlock Bypass Mode.
4.2.9
Write to Buffer and Program command
The Write to Buffer and Program command makes use of the device’s 32-byte Write Buffer
to speed up programming. 16 words/32 bytes can be loaded into the Write Buffer. Each
Write Buffer has the same A4-A22 addresses.The Write to Buffer and Program command
dramatically reduces system programming time compared to the standard non-buffered
Program command.
When issuing a Write to Buffer and Program command, the VPP/WP pin can be either held
High, VIH or raised to VPPH.
See Table 12 for details on typical Write to Buffer and Program times in both cases.
Five successive steps are required to issue the Write to Buffer and Program command:
1.
The Write to Buffer and Program command starts with two unlock cycles.
2.
The third Bus Write cycle sets up the Write to Buffer and Program command. The setup
code can be addressed to any location within the targeted block.
3.
The fourth Bus Write cycle sets up the number of words to be programmed. Value n is
written to the same block address, where n+1 is the number of words to be
programmed. n+1 must not exceed the size of the Write Buffer or the operation will
abort.
4.
The fifth cycle loads the first address and data to be programmed.
5.
Use n Bus Write cycles to load the address and data for each word into the Write
Buffer. Addresses must lie within the range from the start address+1 to the start
address + n-1. Optimum performance is obtained when the start address corresponds
to a 64 byte boundary. If the start address is not aligned to a 64 byte boundary, the total
programming time is doubled.
All the addresses used in the Write to Buffer and Program operation must lie within the
same page. If an address is written several times during a Write to Buffer and Program
operation, the address/data counter will be decremented at each data load operation and
the data will be programmed to the last word loaded into the Buffer. Invalid address
combinations or failing to follow the correct sequence of Bus Write cycles will abort the Write
to Buffer and Program.
The Status Register bits DQ1, DQ5, DQ6, DQ7 can be used to monitor the device status
during a Write to Buffer and Program operation. It is possible to detect Program operation
fails when changing programmed data from ‘0’ to ‘1’, that is when reprogramming data in a
portion of memory already programmed. The resulting data will be the logical OR between
the previous value and the current value.
To program the content of the Write Buffer, this command must be followed by a Write to
Buffer and Program Confirm command.
A Write to Buffer and Program Abort and Reset command must be issued to abort the Write
to Buffer and Program operation and reset the device in Read mode.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M2Y51264TU88A2G-37B | 64M X 64 DDR DRAM MODULE, 0.5 ns, DMA240 |
| M30-1201100 | 22 CONTACT(S), FEMALE, TWO PART BOARD CONNECTOR, CRIMP |
| M30-6000206R | 2 CONTACT(S), MALE, STRAIGHT TWO PART BOARD CONNECTOR, SURFACE MOUNT |
| M30-6000306R | 3 CONTACT(S), MALE, STRAIGHT TWO PART BOARD CONNECTOR, SURFACE MOUNT |
| M30-6000406R | 4 CONTACT(S), MALE, STRAIGHT TWO PART BOARD CONNECTOR, SURFACE MOUNT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M29W640GB70ZF3F | 制造商:Micron Technology Inc 功能描述:AUTOMOTIVE - Tape and Reel |
| M29W640GB70ZF3F TR | 制造商:Micron Technology Inc 功能描述:IC FLASH 64MBIT 70NS 64TBGA |
| M29W640GB70ZF6E | 功能描述:IC FLASH 64MBIT 70NS 64TBGA RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:Axcell™ 標(biāo)準(zhǔn)包裝:2,000 系列:- 格式 - 存儲器:RAM 存儲器類型:SRAM - 異步 存儲容量:256K (32K x 8) 速度:15ns 接口:并聯(lián) 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:28-TSSOP（0.465"，11.8mm 寬） 供應(yīng)商設(shè)備封裝:28-TSOP 包裝:帶卷 (TR) 其它名稱:71V256SA15PZGI8 |
| M29W640GB70ZS6E | 制造商:Micron Technology Inc 功能描述:PARALLEL NOR - Trays 制造商:Micron Technology Inc 功能描述:64MBIT PARALLEL NOR FLASH 制造商:Micron Technology Inc 功能描述:IC FLASH 64MBIT 70NS 64FBGA |
| M29W640GB70ZS6F | 制造商:Micron Technology Inc 功能描述:PARALLEL NOR - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。