參數(shù)資料
型號(hào): LXT350PE
英文描述: PCM TRANSCEIVER|SINGLE|CEPT PCM-30/E-1|CMOS|LDCC|28PIN|PLASTIC
中文描述: 的PCM收發(fā)器|單|優(yōu)稅PCM-30/E-1 |的CMOS | LDCC | 28腳|塑料
文件頁(yè)數(shù): 20/50頁(yè)
文件大?。?/td> 1197K
代理商: LXT350PE
LXT350
T1/E1 Short Haul Transceiver with Crystal-less Jitter Attenuation
20
Datasheet
2.7.1
Loopback Modes
2.7.1.1
Local Loopback
(LLOOP)
See
Figure 5
and
Figure 6
. LLOOP inhibits the receiver circuits. The transmit clock and data inputs
(TCLK and TPOS/TNEG or TDATA) loop back through the jitter attenuator (if enabled) and
appear at RCLK and RPOS/RNEG or RDATA. Note that during LLOOP, the JASEL input is
strictly an enable/disable control, i.e. it does not affect the placement of the JA. If the JA is enabled,
it is active in the loopback circuit. If the JA is bypassed, it is not active in the loopback circuit.
The transmitter circuits are unaffected by LLOOP and the LXT350 continues to transmit the
TPOS/TNEG or TDATA inputs (or a stream of 1
s if TAOS is asserted). When used in this mode,
the transceiver can function as a stand-alone jitter attenuator.
In Hardware mode, Local loopback (LLOOP) is selected by setting LLOOP High; in Host mode,
by setting bit CR2.ELLOOP = 1.
Bipolar Violation Detection (BPV)
Yes
Yes
No
Logic Error Detection, QRSS (QPD)
Yes
Yes
No
HDB3 Code Violation Detection (CODEV)
No
Yes
No
HDB3 Zero violation Detection (ZEROV)
No
Yes
No
Alarm Condition Monitoring
Receive Loss of Signal (LOS) Monitoring
Yes
Yes
Yes
Receive Alarm Indication Signal (AIS) Monitoring
No
Yes
Yes
Transmit Driver Failure Monitoring
Open (DFMO)
No
Yes
Yes
Elastic Store Overflow and Underflow Monitoring
No
Yes
Yes
Built-In Self Test (BIST)
No
Yes
Yes
Table 6. Diagnostic Mode Availability
Diagnostic Mode
Availability
1
Host Mode
Maskable
2
Hardware
Host
1. In Hardware mode, a combination of pin settings selects the Diagnostics Modes. In Host mode, writing appropriate bits in the
Control Registers selects the Diagnostic Modes.
2. Host mode allows interrupt masking by writing a
1
to the corresponding bit in the Interrupt Clear Register.
相關(guān)PDF資料
PDF描述
LXT361LE Telecommunication IC
LXT361PE Telecommunication IC
LXT362LE PCM TRANSCEIVER|SINGLE|T-1(DS1)|CMOS|QFP|44PIN|PLASTIC
LXT362PE PCM TRANSCEIVER|SINGLE|T-1(DS1)|CMOS|LDCC|28PIN|PLASTIC
LXT362QE PCM TRANSCEIVER|SINGLE|T-1(DS1)|CMOS|QFP|44PIN|PLASTIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LXT350QE 制造商:LEVEL1 功能描述:
LXT351 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:T1/E1 Short Haul Transceiver with Crystal-less Jitter Attenuation
LXT351PE 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:PCM TRANSCEIVER|SINGLE|CEPT PCM-30/E-1|CMOS|LDCC|28PIN|PLASTIC
LXT351QE 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:PCM TRANSCEIVER|SINGLE|CEPT PCM-30/E-1|CMOS|QFP|44PIN|PLASTIC
LXT360 制造商:LVL1 制造商全稱:LVL1 功能描述:Integrated T1/E1 LH/SH Transceivers for DS1/DSX-1/CSU or NTU/ISDN PRI Applications