- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369885 > LXT350PE PCM TRANSCEIVER|SINGLE|CEPT PCM-30/E-1|CMOS|LDCC|28PIN|PLASTIC PDF資料下載
參數(shù)資料
| 型號： | LXT350PE |
| 英文描述： | PCM TRANSCEIVER|SINGLE|CEPT PCM-30/E-1|CMOS|LDCC|28PIN|PLASTIC |
| 中文描述： | 的PCM收發(fā)器|單|優(yōu)稅PCM-30/E-1 |的CMOS | LDCC | 28腳|塑料 |
| 文件頁數(shù)： | 17/50頁 |
| 文件大小： | 1197K |
| 代理商： | LXT350PE |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當(dāng)前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
T1/E1 Short Haul Transceiver with Crystal-less Jitter Attenuation
—
LXT350
Datasheet
17
Transition Status Register bits TSR.ESOVR and TSR.ESUNF indicate an elastic store overflow or
underflow, respectively. Note that these are
“
sticky bits
”
, that is, once set to 1, they remain set until
the host reads the register. An ES overflow or underflow condition will generate a maskable
interrupt.
2.5
Hardware Mode
The LXT350 operates in Hardware mode when the MODE pin is set to Low or Midrange. In
Hardware mode individual pins are used to access and control the transceiver. In Hardware mode,
RPOS/RNEG or RDATA are valid on the rising edge of RCLK.
Note: Some functions, such as interrupt (INT), clock edge selection (CLKE), and various
diagnostic modes, are provided only in Host mode.
2.6
Host Mode
The LXT350 operates in Host mode when the MODE pin is set High. In Host mode a
microprocessor controls the LXT350 and reads its status via the serial port which provides access
to the LXT350
’
s internal registers.
The host microprocessor can completely configure the device, as well as get a full diagnostic/status
report, via the serial port. However, in Unipolar mode, bipolar violation (BPV) insertions and logic
error insertions are controlled by the BPV and INSLER pins, respectively. Similarly, the recovered
clock, data, and BPV detection are available only at output pins. All other mode settings and
diagnostic information are available via the serial port. See
“
Register Definitions
”
on page 28
for
details.
Figure 4
shows the serial port data structure. The registers are accessible through a 16-bit word
composed of an 8-bit Command/Address byte (bits R/
W
and A1-A7) and a subsequent 8-bit data
byte (bits D0-7). The R/W bit commands a read or a write operation, i.e., the direction of the
following byte. Bits A1 through A6, of the command/address byte, point to a specific register. Note
that the LXT350 address decoder ignores bits A0 and A7. Refer to
Table 32 on page 45
for timing
specifications.
Host mode also allows control of data output timing. The CLKE pin determines when SDO is
valid, relative to the Serial Clock (SCLK) as shown in
Table 4
.
2.6.1
Interrupt Handling
In Host mode, the LXT350 provides a latched interrupt output pin (INT). When enabled, a change
in any of the Performance Status Register bits will generate an interrupt. An interrupt can also be
generated when the elastic store overflows (TSR.ESOVR) or underflows (TSR.ESUNF). When an
interrupt occurs, the INT output pin is pulled Low. Note that the output stage of the INT pin has
internal pull-down only. Therefore, each device that shares the INT line
requires an
external
pull-up resistor
.
The interrupt is cleared when the interrupt condition no longer exists, and the host processor writes
a 1 to the respective interrupt causing bit(s) in the Interrupt Clear Register (ICR). Leaving a 1 in
any of the ICR bits masks that interrupt. To re-enable an interrupt bit, write a 0.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LXT361LE | Telecommunication IC |
| LXT361PE | Telecommunication IC |
| LXT362LE | PCM TRANSCEIVER|SINGLE|T-1(DS1)|CMOS|QFP|44PIN|PLASTIC |
| LXT362PE | PCM TRANSCEIVER|SINGLE|T-1(DS1)|CMOS|LDCC|28PIN|PLASTIC |
| LXT362QE | PCM TRANSCEIVER|SINGLE|T-1(DS1)|CMOS|QFP|44PIN|PLASTIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LXT350QE | 制造商:LEVEL1 功能描述: |
| LXT351 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:T1/E1 Short Haul Transceiver with Crystal-less Jitter Attenuation |
| LXT351PE | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:PCM TRANSCEIVER|SINGLE|CEPT PCM-30/E-1|CMOS|LDCC|28PIN|PLASTIC |
| LXT351QE | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:PCM TRANSCEIVER|SINGLE|CEPT PCM-30/E-1|CMOS|QFP|44PIN|PLASTIC |
| LXT360 | 制造商:LVL1 制造商全稱:LVL1 功能描述:Integrated T1/E1 LH/SH Transceivers for DS1/DSX-1/CSU or NTU/ISDN PRI Applications |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。