參數(shù)資料
型號(hào)： LXT350PE
英文描述： PCM TRANSCEIVER|SINGLE|CEPT PCM-30/E-1|CMOS|LDCC|28PIN|PLASTIC
中文描述： 的PCM收發(fā)器|單|優(yōu)稅PCM-30/E-1 |的CMOS | LDCC | 28腳|塑料
文件頁(yè)數(shù)： 10/50頁(yè)
文件大小： 1197K
代理商： LXT350PE
LXT350
—
T1/E1 Short Haul Transceiver with Crystal-less Jitter Attenuation
10
Datasheet
Table 3. LXT350 Signal Descriptions
Pin #
Symbol
I/O
1
Description
PLCC
QFP
1
39
MCLK
DI
Master Clock
. External, independent clock signal required to generate internal
clocks. For T1 applications, a 1.544 MHz clock is required; for E1, a 2.048 MHz
clock. MCLK must be jitter-free and have an accuracy better than ± 50 ppm
with a typical duty cycle of 50%. Upon Loss of Signal (LOS), RCLK is derived
from MCLK.
2
41
TCLK
DI
Transmit Clock
. For T1 applications, a 1.544 MHz clock is required; for E1, a
2.048 MHz clock. The transceiver samples TPOS and TNEG on the
falling
edge
of TCLK (or MCLK, if TCLK is not present).
3
4
42
43
TPOS / TDATA /
INSLER
TNEG / INSBPV
DI
DI
BIPOLAR MODES:
Transmit – Positive and Negative
. TPOS and TNEG are the positive and
negative sides of a bipolar input pair. Data to be transmitted onto the twisted-
pair line is input at these pins. TPOS/TNEG are sampled on the falling edge of
TCLK (or MCLK, if TCLK is not present).
UNIPOLAR MODES:
Transmit Data
. TDATA carries unipolar data to be transmitted onto the twisted-
pair line and is sampled on the falling edge of TCLK.
Transmit Insert Logic Error. In
QRSS mode
, a Low-to-High transition on
INSLER inserts a logic error into the transmitted QRSS data pattern. The
inserted error follows the data flow of the active loopback mode. The LXT350
samples this pin on the falling edge of TCLK (or MCLK, if TCLK is not present).
Transmit Insert Bipolar Violation
. INSBPV is sampled on the falling edge of
TCLK (or MCLK, if TCLK is not present) to control Bipolar Violation (BPV)
insertions in the transmit data stream. A Low-to-High transition is required to
insert each BPV. In
QRSS mode
, the BPV is inserted into the transmitted
QRSS pattern.
5
2
MODE
DI
Mode Select
. Connect Low to select Hardware mode. Connect High to select
Host mode. See
Table 5 on page 19
for a complete list of operating modes.
6
7
3
4
RNEG / BPV
RPOS / RDATA
DO
DO
BIPOLAR MODES:
Receive – Negative and Positive
. RPOS and RNEG are the positive and
negative sides of a bipolar output pair. Data recovered from the line interface is
output on these pins. A signal on RNEG corresponds to receipt of a negative
pulse on RTIP/RRING. A signal on RPOS corresponds to receipt of a positive
pulse on RTIP/RRING. RNEG/RPOS are Non-Return-to-Zero (NRZ). In
Hardware mode
, RPOS/RNEG are stable and valid on the rising edge of
RCLK. In
Host mode
, the CLKE pin selects the RCLK clock edge when RPOS
/RNEG are stable and valid as described in
Table 4 on page 18
.
UNIPOLAR MODES:
Receive Bipolar Violation.
BPV goes High to indicate detection of a bipolar
violation from the line. This is an NRZ output and is valid on the rising edge of
RCLK.
Receive Data
. RDATA is the unipolar NRZ output of data recovered from the
line interface. In
Hardware mode
, RDATA is stable and valid on the rising
edge of RCLK. In
Host mode
, the CLKE pin selects the RCLK clock edge
when RDATA is stable and valid as described in
Table 4 on page 18
.
8
5
RCLK
DO
Receive Recovered Clock
. The clock recovered from the line input signal is
output on this pin. Under LOS conditions, there is a smooth transition from the
RCLK signal (derived from the recovered data) to the MCLK signal, which
appears at the RCLK pin.
1. DI = Digital Input; DO = Digital Output; DI/O = Digital Input/Output; AI = Analog Input; AO = Analog Output.
2. Midrange is a voltage level such that 2.3 V
≤
Midrange
≤
2.7 V. Midrange may also be established by letting the pin float.
相關(guān)PDF資料
PDF描述
LXT361LE Telecommunication IC
LXT361PE Telecommunication IC
LXT362LE PCM TRANSCEIVER|SINGLE|T-1(DS1)|CMOS|QFP|44PIN|PLASTIC
LXT362PE PCM TRANSCEIVER|SINGLE|T-1(DS1)|CMOS|LDCC|28PIN|PLASTIC
LXT362QE PCM TRANSCEIVER|SINGLE|T-1(DS1)|CMOS|QFP|44PIN|PLASTIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LXT350QE 制造商:LEVEL1 功能描述:
LXT351 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:T1/E1 Short Haul Transceiver with Crystal-less Jitter Attenuation
LXT351PE 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:PCM TRANSCEIVER|SINGLE|CEPT PCM-30/E-1|CMOS|LDCC|28PIN|PLASTIC
LXT351QE 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:PCM TRANSCEIVER|SINGLE|CEPT PCM-30/E-1|CMOS|QFP|44PIN|PLASTIC
LXT360 制造商:LVL1 制造商全稱(chēng):LVL1 功能描述:Integrated T1/E1 LH/SH Transceivers for DS1/DSX-1/CSU or NTU/ISDN PRI Applications
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*