- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄358792 > LH28F800SG-L10 (Sharp Corporation) 8 M-bit (512 kB x 16) SmartVoltage Flash Memories PDF資料下載
參數(shù)資料
| 型號(hào)： | LH28F800SG-L10 |
| 廠商： | Sharp Corporation |
| 英文描述： | 8 M-bit (512 kB x 16) SmartVoltage Flash Memories |
| 中文描述： | 8 M位（512 KB的× 16）SmartVoltage閃存 |
| 文件頁數(shù)： | 22/45頁 |
| 文件大小： | 328K |
| 代理商： | LH28F800SG-L10 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當(dāng)前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁
LH28F800SG-L/SGH-L (FOR TSOP, CSP)
- 22 -
Set Lock-Bit
Complete
Start
Write 60H,
Block/Device Address
Write 01H/F1H,
Block/Device Address
Read
Status Register
0
SR.7 =
1
Full Status
Check if Desired
Repeat for subsequent lock-bit set operations.
Full status check can be done after each lock-bit set
operation or after a sequence of lock-bit set operations.
Write FFH after the last lock-bit set operation to place device
in read array mode.
BUS
OPERATION
Write
Write
Read
Standby
COMMAND
Set
Block/Permanent
Lock-Bit
Setup
COMMENTS
Data = 60H
Addr = Block Address (Block),
Device Address
(Parmanent)
Data = 01H (Block),
F1H (Parmanent)
Addr = Block Address (Block),
Device Address (
Parmanent
)
Status Register Data
Check SR.7
1 = WSM Ready
0 = WSM Busy
SR.3 =
FULL STATUS CHECK PROCEDURE
Read Status Register
Data (See Above)
V
PP
Range Error
1
0
SR.1 =
Device Protect Error
1
0
BUS
OPERATION
COMMAND
COMMENTS
Standby
Standby
Check SR.1
1 = Device Protect Detect
RP# = V
IH
(Set Permanent Lock-Bit Operation)
WP# = V
IL
and RP# = V
IH
or
Permanent Lock-Bit is Set
(Set Block Lock-Bit Operation)
Check SR.4
1 = Set Lock-Bit Error
SR.5, SR.4, SR.3 and SR.1 are only cleared by the Clear
Status Register command in cases where multiple lock-bits are
set before full status is checked.
If error is detected, clear the status register before attempting
retry or other error recovery.
Set
Block or Permanent
Lock-Bit
Confirm
Set Lock-Bit
Successful
SR.4, 5 =
Command Sequence
Error
1
0
SR.4 =
Set Lock-Bit
Error
1
0
Standby
Check SR.3
1 = V
PP
Error Detect
Standby
Check SR.4, 5
Both 1 = Command Sequence Error
Fig. 7 Set Block and Permanent Lock-Bit Flowchart
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LH28F800SUT-70 | 8M (512K 】 16, 1M 】 8) Flash Memory |
| LH28F800BGR-BL12 | 8 M-bit (512 kB x 16) SmartVoltage Flash Memories |
| LH28F800BGR-BL85 | 8 M-bit (512 kB x 16) SmartVoltage Flash Memories |
| LH28F800BGR-TL12 | 8 M-bit (512 kB x 16) SmartVoltage Flash Memories |
| LH28F800BGR-TL85 | 8 M-bit (512 kB x 16) SmartVoltage Flash Memories |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LH28F800SG-L70 | 制造商:SHARP 制造商全稱:Sharp Electrionic Components 功能描述:8 M-bit (512 kB x 16) SmartVoltage Flash Memories |
| LH28F800SGN-L10 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x16 Flash EEPROM |
| LH28F800SGN-L100 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x16 Flash EEPROM |
| LH28F800SGN-L70 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x16 Flash EEPROM |
| LH28F800SGR-L10 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x16 Flash EEPROM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。