參數(shù)資料
型號: ISP1761ET,518
廠商: ST-ERICSSON
元件分類: 總線控制器
英文描述: UNIVERSAL SERIAL BUS CONTROLLER, PBGA128
封裝: 9 X 9 MM, 0.80 MM HEIGHT, PLASTIC, MO-195, SOT857-1, TFBGA-128
文件頁數(shù): 161/164頁
文件大?。?/td> 767K
代理商: ISP1761ET,518
ISP1761_5
NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 05 — 13 March 2008
95 of 163
NXP Semiconductors
ISP1761
Hi-Speed USB OTG controller
9.5.3.2
OTG Interrupt Latch register
The OTG Interrupt Latch register indicates the source that generated the interrupt. The
status of this register bits depends on the settings of the Interrupt Enable Fall and
Interrupt Enable Rise registers, and the occurrence of the respective events.
The bit allocation of the register is given in Table 88.
[1]
The reserved bits should always be written with the reset value.
7
B_SESS_END
VBUS < 0.8 V
6 to 5
-
reserved
4
RMT_CONN
Remote connect detection
3
ID
ID pin digital input
2
DP_SRP
DP asserted during SRP
1
A_B_SESS_VLD
A-session valid for the A-device. B-session valid for the B-device.
0
VBUS_VLD
A-device VBUS valid comparator, indicates VBUS > 4.4 V
Table 87.
OTG Status register (address 0378h) bit description …continued
Bit
Symbol
Description
Table 88.
OTG Interrupt Latch register (address set: 037Ch, clear: 037Eh) bit allocation
Bit
15
14
13
12
11
10
9
8
Symbol
reserved[1]
OTG_TMR_
TIMEOUT
B_SE0_
SRP
Reset
00000000
Access
R/S/C
R
R/S/C
Bit
7
6
5
4
3
2
1
0
Symbol
B_SESS_
END
BDIS_
ACON
OTG_
RESUME
RMT_
CONN
ID
DP_SRP
A_B_SESS
_VLD
VBUS_VLD
Reset
00000000
Access
R/S/C
Table 89.
OTG Interrupt Latch register (address set: 037Ch, clear: 037Eh) bit description
Bit
Symbol
Description
15 to 10
-
reserved for future use
9
OTG_TMR_TIMEOUT OTG timer time-out
8
B_SE0_SRP
2 ms of SE0 detected in the B-idle state
7
B_SESS_END
VBUS < 0.8 V
6
BDIS_ACON
Indicates that the BDIS_ACON event has occurred
5
OTG_RESUME
J
→ K resume change detected
4
RMT_CONN
Remote connect detection
3
ID
Indicates change on pin ID
2
DP_SRP
DP asserted during SRP
1
A_B_SESS_VLD
A-session valid for the A-device. B-session valid for the
B-device.
0
VBUS_VLD
Indicates change in the VBUS_VLD status
相關(guān)PDF資料
PDF描述
ISP1761BE,518 UNIVERSAL SERIAL BUS CONTROLLER, PQFP128
ISP1761BE,551 UNIVERSAL SERIAL BUS CONTROLLER, PQFP128
ISP1761BE,518 UNIVERSAL SERIAL BUS CONTROLLER, PQFP128
ITR8307 SPECIALTY OPTOELECTRONIC DEVICE
IXF1010 10 CHANNEL(S), 1000M bps, LOCAL AREA NETWORK CONTROLLER, CBGA552
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISP1761ETGE 功能描述:IC USB CTRL HI-SPEED 128TFBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN(6x6) 包裝:* 其它名稱:Q6396337A
ISP1761ET-S 功能描述:IC USB OTG CONTROLLER 128TFBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN(6x6) 包裝:* 其它名稱:Q6396337A
ISP1761ET-T 功能描述:USB 接口集成電路 USB 2.0 HS OTG HOST RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20
ISP1761ETUM 功能描述:IC USB CTRL HI-SPEED 128TFBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN(6x6) 包裝:* 其它名稱:Q6396337A
ISP1763AETTM 功能描述:IC CTLR FLEX USB OTG 2.0 64TFBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:* 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN(6x6) 包裝:* 其它名稱:Q6396337A