- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371868 > HN29V102414T-50H Flash Application Design Guidelines Others PDF資料下載
參數(shù)資料
| 型號： | HN29V102414T-50H |
| 英文描述： | Flash Application Design Guidelines Others |
| 中文描述： | Flash應用程序設計指南其他 |
| 文件頁數(shù)： | 7/46頁 |
| 文件大?。?/td> | 338K |
| 代理商： | HN29V102414T-50H |
第1頁第2頁第3頁第4頁第5頁第6頁當前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁
HN29V102414 Series
7
Pin Function
CE
:
CE
is used to select the device. The status returns to the standby at the rising edge of
CE
in the reading
operation. However, the status does not return to the standby at the rising edge of
CE
in the busy state in
programming and erase operation.
OE
:
Memory data and status register data can be read, when
OE
is V
IL
.
WE
:
Commands and address are latched at the rising edge of
WE
.
SC:
Programming and reading data is latched at the rising edge of SC.
RES
:
RES
pin must be kept at the V
ILR
(V
SS
± 0.2 V) level when V
CC
is turned on and off. In this way, data
in the memory is protected against unintentional erase and programming.
RES
must be kept at the V
IHR
(V
CC
± 0.2 V) level during any operations such as programming, erase and read.
CDE
:
Commands and data are latched when
CDE
is V
IL
and address is latched when
CDE
is V
IH
.
RDY/
Busy
:
The RDY/
Busy
indicates the program/erase status of the flash memory. The RDY/
Busy
signal
is initially at a high impedance state. It turns to a V
OL
level after the (40H) command in programming
operation or the (B0H) command in erase operation. After the erase or programming operation finishes, the
RDY/
Busy
signal turns back to the high impedance state.
I/O0 to I/O7:
The I/O pins are used to input data, address and command, and are used to output memory data
and status register data.
Mode Selection
Mode
CE
OE
WE
SC
RES
CDE
RDY/
Busy
*
3
I/O0 to I/O7
Deep standby
×
*
4
×
×
×
×
×
×
×
×
V
ILR
V
IHR
V
IHR
V
IHR
V
IHR
×
×
×
×
V
OH
V
OH
V
OH
V
OH
V
OH
High-Z
Standby
V
IH
V
IL
V
IL
V
IL
High-Z
Output disable
V
IH
V
IL
V
IH
V
IH
V
IH
V
IL
High-Z
Status register read*
1
Status register outputs
Command write*
2
Notes: 1. Default mode after the power on is the status register read mode (refer to status transition). From
I/O0 to I/O7 pins output the status, when
CE
= V
IL
and
OE
= V
IL
(conventional read operation
condition).
2. Refer to the command definition. Data can be read, programmed and erased after commands are
written in this mode.
3. The RDY/
Busy
bus should be pulled up to V
CC
to maintain the V
OH
level while the RDY/
Busy
pin
outputs a high impedance.
4. An
×
means “Don’t care”. The pin level can be set to either V
IL
or V
IH
referred to DC characteristics.
V
IL
V
IL
Din
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HN29V1G91T-35 | Flash Application Design Guidelines Others |
| HN29V51211T-50H | Flash Application Design Guidelines Others |
| HN29VB800R-10 | x8/x16 Flash EEPROM |
| HN29VB800R-12 | x8/x16 Flash EEPROM |
| HN29VB800SERIES | x8/x16 Flash EEPROM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HN29V1G91T-30 | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:128M X 8-bit AG-AND Flash Memory |
| HN29V1G91T-35 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Flash Application Design Guidelines Others |
| HN29V25611A | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:256M AND type Flash Memory More than 16,057-sector (271,299,072-bit) |
| HN29V25611AT-50 | 制造商:Renesas Electronics Corporation 功能描述:FLASH PARALLEL 3V/3.3V 256MBIT 32MX8 50NS 48TSOP-I - Trays |
| HN29V25611AT-50H | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:256M AND type Flash Memory More than 16,057-sector (271,299,072-bit) |
發(fā)布緊急采購，3分鐘左右您將得到回復。