參數(shù)資料
型號： GCIXF440AC
英文描述： Controller Miscellaneous - Datasheet Reference
中文描述： 控制器雜項-數(shù)據(jù)表參考
文件頁數(shù)： 64/128頁
文件大?。?/td> 1262K
代理商： GCIXF440AC
Intel
IXF1002 Dual Port Gigabit Ethernet Controller
64
Datasheet
Note:
The minimal frame length supported by VLAN mode is 18 bytes. If the txasis signal is asserted
together with the sop signal or TX_RX_PARAM<CRCD=1>, the minimal frame length supported
is 22 bytes.
4.2.2.1
VLAN Tag Functions in IXF1002
The IXF1002 is able to append, strip, or replace a VLAN tag during packet transmission.
In case of VLAN tag append, strip, or replace, the Frame Check Sequence (FCS) field will be
calculated by the IXF1002.
If the txasis signal is asserted together with the sop signal or if TX_RX_PARAM<CRCD=1>, the
IXF1002 will replace the four last bytes of the MAC frame with the recalculated FCS.
If the txasis signal is not asserted together with the sop signal and TX_RX_PARAM<CRCD=0>,
the IXF1002 will append the recalculated FCS field to the end of the MAC frame.
4.2.2.2
VLAN Tag Append
When appending a VLAN tag, the IXF1002 takes two bytes from the VLAN_TAG register and two
bytes from the IX Bus, and builds a four byte VLAN tag. The VLAN tag is inserted into the basic
MAC frame at an offset of 12 bytes from the beginning of the frame.
The value entered by the IXF1002 into the tagged MAC frame length/type field is 8100H. This
value can be changed through the VLAN_TAG register.
The value of the tag control information field should be transferred to the IXF1002 through the IX
Bus before each MAC frame.
For appending a VLAN tag to a basic MAC frame, the following procedure should be performed:
Before transferring the basic MAC frame onto the IX Bus, assert the vtg signal for one cycle together
with the transfer of the tag control information field (16 bits) on the IX Bus. This data should be
transferred on the 16 low bit of the IX Bus (fdat[15:0] in Full-64 and Narrow mode, and fdat[47:32]
in split mode). During this cycle, the value of the fbe_l[7:0] signals have no meaning.
When asserting the vtg signal, the txsel_l signal should be asserted and the specific port should be
selected (fps). The basic MAC frame could be transferred any time after the transfer of the tag
control information field in the same or different txsel_l burst (see
Section 7.1.4
).
Figure 12
shows VLAN tag append.
相關(guān)PDF資料
PDF描述
GCIXF440ACT Controller Miscellaneous - Datasheet Reference
GCIXP1250-166 Microprocessor
GCIXP1250-200 Microprocessor
GCIXP1250-232 Microprocessor
GCK101 Analog IC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GCIXF440ACT 制造商:Rochester Electronics LLC 功能描述: 制造商:Intel 功能描述:
GCIXP1200EB 功能描述:IC NETWRK PROCESSR 200MHZ 432BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標(biāo)準(zhǔn)包裝:60 系列:SCC 處理器類型:Z380 特點(diǎn):全靜電 Z380 CPU 速度:20MHz 電壓:5V 安裝類型:表面貼裝 封裝/外殼:144-LQFP 供應(yīng)商設(shè)備封裝:144-LQFP 包裝:托盤
GCIXP1200FC 功能描述:IC NETWRK PROCESSR 232MHZ 432BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標(biāo)準(zhǔn)包裝:60 系列:SCC 處理器類型:Z380 特點(diǎn):全靜電 Z380 CPU 速度:20MHz 電壓:5V 安裝類型:表面貼裝 封裝/外殼:144-LQFP 供應(yīng)商設(shè)備封裝:144-LQFP 包裝:托盤
GCIXP1200GA 功能描述:IC MPU NETWORK 166MHZ 432-BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標(biāo)準(zhǔn)包裝:60 系列:SCC 處理器類型:Z380 特點(diǎn):全靜電 Z380 CPU 速度:20MHz 電壓:5V 安裝類型:表面貼裝 封裝/外殼:144-LQFP 供應(yīng)商設(shè)備封裝:144-LQFP 包裝:托盤
GCIXP1200GB 功能描述:IC MPU NETWORK 200MHZ 432-BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標(biāo)準(zhǔn)包裝:40 系列:MPC83xx 處理器類型:32-位 MPC83xx PowerQUICC II Pro 特點(diǎn):- 速度:267MHz 電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 封裝/外殼:516-BBGA 裸露焊盤 供應(yīng)商設(shè)備封裝:516-PBGAPGE（27x27） 包裝:托盤
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*