參數(shù)資料
型號： GCIXF440AC
英文描述： Controller Miscellaneous - Datasheet Reference
中文描述： 控制器雜項-數(shù)據(jù)表參考
文件頁數(shù)： 42/128頁
文件大小： 1262K
代理商： GCIXF440AC
Intel
IXF1002 Dual Port Gigabit Ethernet Controller
42
Datasheet
3.2.4
GMII Management Access Registers
This set of registers is intended to simplify access to the GMII management registers in the PHY,
while working in GMII mode.
In order to access a GMII management register in the PHY, an access command should be written
in the GMII management access register (GMII_MNG_ACC). The IXF1002 carries out the
command and accesses the PHY through the mdc and mdio pins.
In GPCS mode, the set of GMII management registers is provided on the IXF1002 in addresses
50H
–
71GH, and these addresses should be accessed directly.
Note:
These registers are valid only in port 0.
3.2.4.1
GMII Management Access Register
Mnemonic: GMII_MNG_ACC
Address: 4AH
–
4BH (only in port 0)
The GMII Management Access register controls the mdc and mdio I/O pins. Two modes of access
to the PHY are available
Direct access mode: In this mode each of the mdc and mdio I/O pins are set to be input or
output, and can be read or written through this register.
Automatic access mode: This mode is used to access the GMII management register set in the
PHY. The address of the desired PHY and register, and the mode of access (R/W), are defined
in this register. In this mode the IXF1002 will transmit and receive frames to/from the PHY
through the mdc and mdio pins, as defined in the 802.3u standard.
The automatic access will begin after writing a value of 1 to the AMAM bit, if the CPU is in the
16-bit mode, or after a write access to the high byte of this register if the value of the AMAM bit is
1 and the CPU is in 8-bit mode.
Use bits MDC/MDIO as GPIO by writing to register GMII_MNG_ACC.
They are used in the direct access mode as follows:
AMA (bit 0) = 0
MDIO (bit 15) is used to drive the mdio pin (or read from it)
MDC (bit 14) is used to drive the mdio pin
MDCEN (bit 13) enables the mdc pin as an output
RWGMI (bit 12) enables the mdio pin as an output
You can write to the register and drive these pins, and read the pin
’
s value by reading the register
(with enable bits reset).
Access Rules
Register
access
Value after
reset
R/W
0000H
Bit Name
Bit #
Bit Description
相關PDF資料
PDF描述
GCIXF440ACT Controller Miscellaneous - Datasheet Reference
GCIXP1250-166 Microprocessor
GCIXP1250-200 Microprocessor
GCIXP1250-232 Microprocessor
GCK101 Analog IC
相關代理商/技術參數(shù)
參數(shù)描述
GCIXF440ACT 制造商:Rochester Electronics LLC 功能描述: 制造商:Intel 功能描述:
GCIXP1200EB 功能描述:IC NETWRK PROCESSR 200MHZ 432BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標準包裝:60 系列:SCC 處理器類型:Z380 特點:全靜電 Z380 CPU 速度:20MHz 電壓:5V 安裝類型:表面貼裝 封裝/外殼:144-LQFP 供應商設備封裝:144-LQFP 包裝:托盤
GCIXP1200FC 功能描述:IC NETWRK PROCESSR 232MHZ 432BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標準包裝:60 系列:SCC 處理器類型:Z380 特點:全靜電 Z380 CPU 速度:20MHz 電壓:5V 安裝類型:表面貼裝 封裝/外殼:144-LQFP 供應商設備封裝:144-LQFP 包裝:托盤
GCIXP1200GA 功能描述:IC MPU NETWORK 166MHZ 432-BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標準包裝:60 系列:SCC 處理器類型:Z380 特點:全靜電 Z380 CPU 速度:20MHz 電壓:5V 安裝類型:表面貼裝 封裝/外殼:144-LQFP 供應商設備封裝:144-LQFP 包裝:托盤
GCIXP1200GB 功能描述:IC MPU NETWORK 200MHZ 432-BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標準包裝:40 系列:MPC83xx 處理器類型:32-位 MPC83xx PowerQUICC II Pro 特點:- 速度:267MHz 電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 封裝/外殼:516-BBGA 裸露焊盤 供應商設備封裝:516-PBGAPGE（27x27） 包裝:托盤
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*