Datasheet
v
Intel
IXF1002 Dual Port Gigabit Ethernet Controller
6.4.1
6.4.2
6.4.3
6.4.4
6.4.5
Transmit Initiation...................................................................................80
Inter Packet Gap ....................................................................................80
Frame Encapsulation .............................................................................80
Terminating Transmission......................................................................80
Flow Control...........................................................................................81
6.4.5.1 Additional Flow-Control Mode ...................................................81
MAC Receive Operation......................................................................................82
6.5.1
Receive Initiation....................................................................................82
6.5.2
Preamble Processing .............................................................................82
6.5.3
Frame Decapsulation .............................................................................82
6.5.4
Terminating Reception ...........................................................................82
6.5.5
Flow Control...........................................................................................83
MAC Loopback Operations.................................................................................83
6.6.1
Internal Loopback Mode.........................................................................83
6.6.2
External Loopback Mode........................................................................84
GPCS Mode........................................................................................................84
6.7.1
Synchronization......................................................................................86
6.7.1.1 Comma detect...........................................................................86
6.7.2
Auto-Negotiation.....................................................................................86
6.5
6.6
6.7
7.0
Timing Diagrams..............................................................................................................87
7.1
IX Bus Port Timing Diagrams..............................................................................87
7.1.1
Transmit Start-of-Packet Timing.............................................................87
7.1.2
Transmit End-of-Packet Timing..............................................................88
7.1.3
Transmit Packet Timing in Split Mode....................................................88
7.1.4
Transmit Packet with VLAN Tag Append Timing ...................................89
7.1.5
VLAN Strip Mode Timing........................................................................90
7.1.6
Transmit Packet with VLAN Tag Replace Timing ..................................91
7.1.7
VLAN Tag Append in Two txsel_l Bursts ...............................................92
7.1.8
VLAN Tag Replace in Two txsel_l Bursts...............................................93
7.1.9
Transmit FIFO Control Timing................................................................93
7.1.10 Transmit txrdy Timing.............................................................................94
7.1.11 Receive Start-of-Packet Timing..............................................................94
7.1.12 Receive End-of-Packet Timing...............................................................95
7.1.13 Receive Packet Timing in Split Mode.....................................................96
7.1.14 Receive rxfail Timing..............................................................................97
7.1.15 Receive rxabt Timing..............................................................................98
7.1.16 Receive rxkep Timing.............................................................................99
7.1.17 Receive Header Replay Timing............................................................100
7.1.18 Receive FIFO Control Timing...............................................................100
7.1.19 Receive rxrdy Control Timing...............................................................101
7.1.20 Consecutive Transmit-Transmit Timing................................................101
7.1.21 Consecutive Transmit-Receive Timing.................................................102
7.1.22 Consecutive Receive-Transmit Timing.................................................102
7.1.23 Consecutive Receive-Receive Timing..................................................103
7.2
GMII/GPCS Port Timing Diagrams....................................................................103
7.2.1
Packet Transmission Timing ................................................................103
7.2.2
Packet Reception Timing .....................................................................104
7.2.3
False Carrier Timing.............................................................................104