- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370311 > GCIXF440AC Controller Miscellaneous - Datasheet Reference PDF資料下載
參數(shù)資料
| 型號： | GCIXF440AC |
| 英文描述： | Controller Miscellaneous - Datasheet Reference |
| 中文描述： | 控制器雜項-數(shù)據(jù)表參考 |
| 文件頁數(shù)： | 34/128頁 |
| 文件大?。?/td> | 1262K |
| 代理商： | GCIXF440AC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁當前第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁
Intel
IXF1002 Dual Port Gigabit Ethernet Controller
34
Datasheet
3.2.3.4
Transmit and Receive Parameters Register
Mnemonic: TX_RX_PARAM
Address: 26H
–
27H
The transmit and receive parameters register handles the control of the serial interface.
Bit Name
Bit #
Bit Description
CRC remove.
When set, the last four bytes of the received packet will not be transferred onto the IX Bus.
Packets shorter than 4 bytes will be discarded.
Header replay.
When set, packet header is transferred twice onto the IX Bus.
Header size.
Header size is used for the header replay function and for rxrdy signal assertion (even if the
header replay function is disabled). The header size is calculated in bytes as 4
×
HDRS
(HDRS > 4).
RESERVED
Additional flow control.
When this bit is asserted, the IXF1002 will send an additional flow-control packet if a
flow-control packet was sent upon assertion of the flct_{i} signal, and while this signal was
asserted, the link partner
’
s pause time period was about to end. This will cause the link
partner to receive the additional flow-control packet before its pause time counting ends.
NOTE:
This feature is operative only if XOND bit is equal to 0.
Single packet mode.
When set, a packet is loaded in the transmit FIFO only after the previous packet was
transmitted onto the serial line. When not set, the transmit FIFO can contain a maximum of
two packets.
XON disable.
When set, a flow-control packet with pause time equal to zero, will not be sent upon flct_{i}
signal deassertion.
Receive flow-control mode enable.
When set, transmission is paused upon receiving flow-control packets.
NOTE:
This bit is used only in GMII mode and in GPCS mode when Auto-Negotiation is
disabled (GMII_CTL<ANENBL=0>). In GPCS mode when Auto-Negotiation is
enabled, the desired mode should be written in the AN_ADV<PAUSE> bit, and the
final mode after the Auto-Negotiation will be reported in the GPCS_STT<RFC> bit.
CRC appending disable.
When set, packets are transmitted without padding or CRC appending to the end of the
packet. This field is ignored if the txasis signal is asserted during the start of packet loading.
NOTE:
In case of VLAN tag append, strip or replace, the frame check sequence (FCS)
field will be calculated by the IXF1002 (
see 4.2.2.1
).
Padding appending disable.
When set, short packets are transmitted without the addition of bytes complementing their
sizes to 64 bytes. When the CRCD bit is set, this bit is ignored. This field is ignored if the
txasis
signal is asserted during the start of packet loading.
CRCR
15
HRPL
14
HDRS
13:8
—
7:6
ADFC
5
SPM
4
XOND
3
RFLCE
2
CRCD
1
PADD
0
A4976-01
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
H
R
P
L
HDRS
A
D
F
C
S
P
M
X
O
N
D
C
R
C
R
P
A
D
D
C
R
C
D
R
F
L
C
E
相關PDF資料 |
PDF描述 |
|---|---|
| GCIXF440ACT | Controller Miscellaneous - Datasheet Reference |
| GCIXP1250-166 | Microprocessor |
| GCIXP1250-200 | Microprocessor |
| GCIXP1250-232 | Microprocessor |
| GCK101 | Analog IC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| GCIXF440ACT | 制造商:Rochester Electronics LLC 功能描述: 制造商:Intel 功能描述: |
| GCIXP1200EB | 功能描述:IC NETWRK PROCESSR 200MHZ 432BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標準包裝:60 系列:SCC 處理器類型:Z380 特點:全靜電 Z380 CPU 速度:20MHz 電壓:5V 安裝類型:表面貼裝 封裝/外殼:144-LQFP 供應商設備封裝:144-LQFP 包裝:托盤 |
| GCIXP1200FC | 功能描述:IC NETWRK PROCESSR 232MHZ 432BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標準包裝:60 系列:SCC 處理器類型:Z380 特點:全靜電 Z380 CPU 速度:20MHz 電壓:5V 安裝類型:表面貼裝 封裝/外殼:144-LQFP 供應商設備封裝:144-LQFP 包裝:托盤 |
| GCIXP1200GA | 功能描述:IC MPU NETWORK 166MHZ 432-BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標準包裝:60 系列:SCC 處理器類型:Z380 特點:全靜電 Z380 CPU 速度:20MHz 電壓:5V 安裝類型:表面貼裝 封裝/外殼:144-LQFP 供應商設備封裝:144-LQFP 包裝:托盤 |
| GCIXP1200GB | 功能描述:IC MPU NETWORK 200MHZ 432-BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標準包裝:40 系列:MPC83xx 處理器類型:32-位 MPC83xx PowerQUICC II Pro 特點:- 速度:267MHz 電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 封裝/外殼:516-BBGA 裸露焊盤 供應商設備封裝:516-PBGAPGE（27x27） 包裝:托盤 |
發(fā)布緊急采購，3分鐘左右您將得到回復。