參數(shù)資料
型號: EVAL-ADUC824QSZ
廠商: Analog Devices Inc
文件頁數(shù): 49/68頁
文件大?。?/td> 0K
描述: KIT DEV QUICK START ADUC824
標(biāo)準(zhǔn)包裝: 1
系列: QuickStart™ 套件
類型: MCU
適用于相關(guān)產(chǎn)品: ADuC824
所含物品: 評估板,線纜,電源,軟件和文檔
REV. B
ADuC824
–53–
TCON
Timer/Counter 0 and 1 Control Register
SFR Address
88H
Power-On Default Value
00H
Bit Addressable
Yes
1
F
T1
R
T0
F
T0
R
T1
E
I
*
1
T
I
*
0
E
I
*
0
T
I
*
*These bits are not used in the control of timer/counter 0 and 1, but are used instead in the control and monitoring of the external INT0 and INT1 interrupt pins.
Table XXIV. TCON SFR Bit Designations
Bit
Name
Description
7
TF1
Timer 1 Overflow Flag
Set by hardware on a timer/counter 1 overflow.
Cleared by hardware when the Program Counter (PC) vectors to the interrupt service routine.
6
TR1
Timer 1 Run Control Bit
Set by user to turn on timer/counter 1.
Cleared by user to turn off timer/counter 1.
5
TF0
Timer 0 Overflow Flag
Set by hardware on a timer/counter 0 overflow.
Cleared by hardware when the PC vectors to the interrupt service routine.
4
TR0
Timer 0 Run Control Bit
Set by user to turn on timer/counter 0.
Cleared by user to turn off timer/counter 0.
3
IE1
External Interrupt 1 (
INT1) Flag
Set by hardware by a falling edge or zero level being applied to external interrupt pin
INT1, depending
on bit IT1 state.
Cleared by hardware when the when the PC vectors to the interrupt service routine only if the interrupt
was transition-activated. If level-activated, the external requesting source controls the request flag,
rather than the on-chip hardware.
2
IT1
External Interrupt 1 (IE1) Trigger Type
Set by software to specify edge-sensitive detection (i.e., 1-to-0 transition).
Cleared by software to specify level-sensitive detection (i.e., zero level).
1
IE0
External Interrupt 0 (
INT0) Flag
Set by hardware by a falling edge or zero level being applied to external interrupt pin
INT0, depending
on bit IT0 state.
Cleared by hardware when the PC vectors to the interrupt service routine only if the interrupt was
transition-activated. If level-activated, the external requesting source controls the request flag,
rather than the on-chip hardware.
0
IT0
External Interrupt 0 (IE0) Trigger Type
Set by software to specify edge-sensitive detection (i.e., 1-to-0 transition).
Cleared by software to specify level-sensitive detection (i.e., zero level).
Timer/Counter 0 and 1 Data Registers
Each timer consists of two 8-bit registers. These can be used as independent registers or combined to be a single 16-bit register
depending on the timer mode configuration.
TH0 and TL0
Timer 0 high byte and low byte.
SFR Address = 8Chex, 8Ahex respectively.
TH1 and TL1
Timer 1 high byte and low byte.
SFR Address = 8Dhex, 8Bhex respectively.
相關(guān)PDF資料
PDF描述
RPS-1K-22-18/2.0-9 HEAT SHRINK SLEEVE
EBM31DCMN CONN EDGECARD 62POS .156 WW
REC5-243.3DRWZ/H/B CONV DC/DC 5W 9-36VIN +/-3.3V
ADR06WARZ-R7 IC VREF SERIES PREC 3V 8SOIC
EBM31DCMH CONN EDGECARD 62POS .156 WW
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-ADUC831QS 制造商:Analog Devices 功能描述:QUICK START DEVELOPMENT SYSTEM - Bulk 制造商:Analog Devices 功能描述:KIT- ADUC831 DEV SYSTEM
EVAL-ADUC831QSZ 功能描述:KIT DEV FOR ADUC831 QUICK START RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件(MCU、DSP、FPGA、CPLD等) 系列:QuickStart™ 套件 標(biāo)準(zhǔn)包裝:1 系列:PICDEM™ 類型:MCU 適用于相關(guān)產(chǎn)品:PIC10F206,PIC16F690,PIC16F819 所含物品:板,線纜,元件,CD,PICkit 編程器 產(chǎn)品目錄頁面:659 (CN2011-ZH PDF)
EVAL-ADUC832QS 制造商:Analog Devices 功能描述:QUICK START DEVELOPMENT SYSTEM - Bulk 制造商:Analog Devices 功能描述:DEVELOPMENT KIT SYSTEM
EVAL-ADUC832QSZ 功能描述:KIT DEV FOR ADUC832 QUICK START RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件(MCU、DSP、FPGA、CPLD等) 系列:QuickStart™ 套件 標(biāo)準(zhǔn)包裝:1 系列:PICDEM™ 類型:MCU 適用于相關(guān)產(chǎn)品:PIC10F206,PIC16F690,PIC16F819 所含物品:板,線纜,元件,CD,PICkit 編程器 產(chǎn)品目錄頁面:659 (CN2011-ZH PDF)
EVAL-ADUC834QS 制造商:Analog Devices 功能描述:DATA ACQ SYS, MICROCNVRTR, DUAL 16BIT/24BIT - ADCS W/ EMBEDD - Bulk 制造商:Analog Devices 功能描述:8052 ADUC834 QUICKSTART DEV KIT