參數(shù)資料
型號: EVAL-ADUC824QSZ
廠商: Analog Devices Inc
文件頁數(shù): 30/68頁
文件大?。?/td> 0K
描述: KIT DEV QUICK START ADUC824
標(biāo)準(zhǔn)包裝: 1
系列: QuickStart™ 套件
類型: MCU
適用于相關(guān)產(chǎn)品: ADuC824
所含物品: 評估板,線纜,電源,軟件和文檔
REV. B
ADuC824
–36–
Figure 22 shows the frequency response of the ADC chan-
nel at the default SF word of 69 dec or 45 hex, yielding an
overall output update rate of just under 20 Hz.
It should be noted that this frequency response allows frequency
components higher than the ADC Nyquist frequency to pass
through the ADC, in some cases without significant attenuation.
These components may, therefore, be aliased and appear in-band
after the sampling process.
It should also be noted that rejection of mains-related frequency
components, i.e., 50 Hz and 60 Hz, is seen to be at level of
>65 dB at 50 Hz and >100 dB at 60 Hz. This confirms the
data sheet specifications for 50 Hz/60 Hz Normal Mode Rejec-
tion (NMR) at a 20 Hz update rate.
0
20
30
50
70
80
90
100
110
FREQUENCY – Hz
GAIN
dB
0
–20
–40
–70
–80
–90
–100
–110
–120
10
40
60
–10
–30
–60
–50
Figure 22. Filter Response, SF = 69 dec
The response of the filter, however, will change with SF word as
can be seen in Figure 23, which shows >90 dB NMR at 50 Hz
and >70 dB NMR at 60 Hz when SF = 255 dec.
0
20
30
50
70
80
90
100
FREQUENCY – Hz
GAIN
dB
0
–20
–40
–70
–80
–90
–100
–110
–120
10
40
60
–10
–30
–60
–50
Figure 23. Filter Response, SF = 255 dec
Figures 24 and 25 show the NMR for 50 Hz and 60 Hz across
the full range of SF word, i.e., SF = 13 dec to SF = 255 dec.
10
50
70
110
150 170 190 210
SF – Decimal
GAIN
dB
0
–20
–40
–70
–80
–90
–100
–110
–120
30
90
130
–10
–30
–60
–50
230 250
Figure 24. 50 Hz Normal Mode Rejection vs. SF
10
50
70
110
150 170 190 210
SF – Decimal
GAIN
dB
0
–20
–40
–70
–80
–90
–100
–110
–120
30
90
130
–10
–30
–60
–50
230 250
Figure 25. 60 Hz Normal Mode Rejection vs. SF
ADC Chopping
Both ADCs on the ADuC824 implement a chopping scheme
whereby the ADC repeatability reverses its inputs. The deci-
mated digital output words from the Sinc
3 filters therefore have a
positive offset and negative offset term included.
As a result, a final summing stage is included in each ADC so that
each output word from the filter is summed and averaged with the
previous filter output to produce a new valid output result to be
written to the ADC data SFRs. In this way, while the ADC
throughput or update rate is as discussed earlier and illustrated
in Table VII, the full settling time through the ADC (or the time
to a first conversion result), will actually be given by 2
× tADC.
The chopping scheme incorporated in the ADuC824 ADC results
in excellent dc offset and offset drift specifications and is
extremely beneficial in applications where drift, noise rejection,
and optimum EMI rejection are important factors.
相關(guān)PDF資料
PDF描述
RPS-1K-22-18/2.0-9 HEAT SHRINK SLEEVE
EBM31DCMN CONN EDGECARD 62POS .156 WW
REC5-243.3DRWZ/H/B CONV DC/DC 5W 9-36VIN +/-3.3V
ADR06WARZ-R7 IC VREF SERIES PREC 3V 8SOIC
EBM31DCMH CONN EDGECARD 62POS .156 WW
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-ADUC831QS 制造商:Analog Devices 功能描述:QUICK START DEVELOPMENT SYSTEM - Bulk 制造商:Analog Devices 功能描述:KIT- ADUC831 DEV SYSTEM
EVAL-ADUC831QSZ 功能描述:KIT DEV FOR ADUC831 QUICK START RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件(MCU、DSP、FPGA、CPLD等) 系列:QuickStart™ 套件 標(biāo)準(zhǔn)包裝:1 系列:PICDEM™ 類型:MCU 適用于相關(guān)產(chǎn)品:PIC10F206,PIC16F690,PIC16F819 所含物品:板,線纜,元件,CD,PICkit 編程器 產(chǎn)品目錄頁面:659 (CN2011-ZH PDF)
EVAL-ADUC832QS 制造商:Analog Devices 功能描述:QUICK START DEVELOPMENT SYSTEM - Bulk 制造商:Analog Devices 功能描述:DEVELOPMENT KIT SYSTEM
EVAL-ADUC832QSZ 功能描述:KIT DEV FOR ADUC832 QUICK START RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件(MCU、DSP、FPGA、CPLD等) 系列:QuickStart™ 套件 標(biāo)準(zhǔn)包裝:1 系列:PICDEM™ 類型:MCU 適用于相關(guān)產(chǎn)品:PIC10F206,PIC16F690,PIC16F819 所含物品:板,線纜,元件,CD,PICkit 編程器 產(chǎn)品目錄頁面:659 (CN2011-ZH PDF)
EVAL-ADUC834QS 制造商:Analog Devices 功能描述:DATA ACQ SYS, MICROCNVRTR, DUAL 16BIT/24BIT - ADCS W/ EMBEDD - Bulk 制造商:Analog Devices 功能描述:8052 ADUC834 QUICKSTART DEV KIT