- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17109 > EVAL-ADUC824QSZ (Analog Devices Inc)KIT DEV QUICK START ADUC824 PDF資料下載
參數(shù)資料
| 型號： | EVAL-ADUC824QSZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 19/68頁 |
| 文件大?。?/td> | 0K |
| 描述： | KIT DEV QUICK START ADUC824 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | QuickStart™ 套件 |
| 類型： | MCU |
| 適用于相關(guān)產(chǎn)品： | ADuC824 |
| 所含物品： | 評估板，線纜，電源，軟件和文檔 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當(dāng)前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁
REV. B
ADuC824
–26–
ADCMODE (ADC Mode Register)
Used to control the operational mode of both ADCs.
SFR Address
D1H
Power-On Default Value
00H
Bit Addressable
No
——
N
E
0
C
D
AN
E
1
C
D
A—
2
D
M1
D
M0
D
M
Table IV. ADCMODE SFR Bit Designations
Bit
Name
Description
7
—
Reserved for Future Use
6
—
Reserved for Future Use
5
ADC0EN
Primary ADC Enable
Set by the user to enable the Primary ADC and place it in the mode selected in MD2–MD0 below
Cleared by the user to place the Primary ADC in power-down mode.
4
ADC1EN
Auxiliary ADC Enable
Set by the user to enable the Auxiliary ADC and place it in the mode selected in MD2–MD0 below
Cleared by the user to place the Auxiliary ADC in power-down mode.
3
—
Reserved for Future Use
2
MD2
Primary and Auxiliary ADC Mode bits.
1
MD1
These bits select the operational mode of the enabled ADC as follows:
0
MD0
MD2
MD1
MD0
0
Power-Down Mode (Power-On Default)
0
1
Idle Mode
In Idle Mode the ADC filter and modulator are held in a reset state
although the modulator clocks are still provided.
0
1
0
Single Conversion Mode
In Single Conversion Mode, a single conversion is performed on the
enabled ADC. On completion of the conversion, the ADC data regis-
ters (ADC0H/M/L and/or ADC1H/L) are updated, the relevant flags
in the ADCSTAT SFR are written, and power-down is re-entered with
the MD2–MD0 accordingly being written to 000.
0
1
Continuous Conversion
In continuous conversion mode the ADC data registers are regularly
updated at the selected update rate (see SF register)
1
0
Internal Zero-Scale Calibration
Internal short is automatically connected to the enabled ADC(s)
1
0
1
Internal Full-Scale Calibration
Internal or External VREF (as determined by XREF0 and XREF1 bits
in ADC0/1CON) is automatically connected to the ADC input for
this calibration.
1
0
System Zero-Scale Calibration
User should connect system zero-scale input to the ADC input pins
as selected by CH1/CH0 and ACH1/ACH0 bits in the ADC0/1CON
register.
1
System Full-Scale Calibration
User should connect system full-scale input to the ADC input pins as
selected by CH1/CH0 and ACH1/ACH0 bits in the ADC0/1CON
register.
NOTES
1. Any change to the MD bits will immediately reset both ADCs. A write to the MD2–0 bits with no change is also treated as a reset. (See exception to this in Note 3 below.)
2. If ADC0CON is written when AD0EN = 1, or if AD0EN is changed from 0 to 1, then both ADCs are also immediately reset. In other words, the Primary ADC is
given priority over the Auxiliary ADC and any change requested on the primary ADC is immediately responded to.
3. On the other hand, if ADC1CON is written or if ADC1EN is changed from 0 to 1, only the Auxiliary ADC is reset. For example, if the Primary ADC is continuously
converting when the Auxiliary ADC change or enable occurs, the primary ADC continues undisturbed. Rather than allow the Auxiliary ADC to operate with a phase
difference from the primary ADC, the Auxiliary ADC will fall into step with the outputs of the primary ADC. The result is that the first conversion time for the
Auxiliary ADC will be delayed up to three outputs while the Auxiliary ADC update rate is synchronized to the Primary ADC.
4. Once ADCMODE has been written with a calibration mode, the RDY0/1 bits (ADCSTAT) are immediately reset and the calibration commences. On completion,
the appropriate calibration registers are written, the relevant bits in ADCSTAT are written, and the MD2–0 bits are reset to 000 to indicate the ADC is back in
power-down mode.
5. Any calibration request of the Auxiliary ADC while the temperature sensor is selected will fail to complete. Although the RDY1 bit will be set at the end of the
calibration cycle, no update of the calibration SFRs will take place and the ERR1 bit will be set.
6. Calibrations are performed at maximum SF (see SF SFR) value guaranteeing optimum calibration operation.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RPS-1K-22-18/2.0-9 | HEAT SHRINK SLEEVE |
| EBM31DCMN | CONN EDGECARD 62POS .156 WW |
| REC5-243.3DRWZ/H/B | CONV DC/DC 5W 9-36VIN +/-3.3V |
| ADR06WARZ-R7 | IC VREF SERIES PREC 3V 8SOIC |
| EBM31DCMH | CONN EDGECARD 62POS .156 WW |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-ADUC831QS | 制造商:Analog Devices 功能描述:QUICK START DEVELOPMENT SYSTEM - Bulk 制造商:Analog Devices 功能描述:KIT- ADUC831 DEV SYSTEM |
| EVAL-ADUC831QSZ | 功能描述:KIT DEV FOR ADUC831 QUICK START RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件（MCU、DSP、FPGA、CPLD等） 系列:QuickStart™ 套件 標(biāo)準(zhǔn)包裝:1 系列:PICDEM™ 類型:MCU 適用于相關(guān)產(chǎn)品:PIC10F206，PIC16F690，PIC16F819 所含物品:板，線纜，元件，CD，PICkit 編程器 產(chǎn)品目錄頁面:659 (CN2011-ZH PDF) |
| EVAL-ADUC832QS | 制造商:Analog Devices 功能描述:QUICK START DEVELOPMENT SYSTEM - Bulk 制造商:Analog Devices 功能描述:DEVELOPMENT KIT SYSTEM |
| EVAL-ADUC832QSZ | 功能描述:KIT DEV FOR ADUC832 QUICK START RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件（MCU、DSP、FPGA、CPLD等） 系列:QuickStart™ 套件 標(biāo)準(zhǔn)包裝:1 系列:PICDEM™ 類型:MCU 適用于相關(guān)產(chǎn)品:PIC10F206，PIC16F690，PIC16F819 所含物品:板，線纜，元件，CD，PICkit 編程器 產(chǎn)品目錄頁面:659 (CN2011-ZH PDF) |
| EVAL-ADUC834QS | 制造商:Analog Devices 功能描述:DATA ACQ SYS, MICROCNVRTR, DUAL 16BIT/24BIT - ADCS W/ EMBEDD - Bulk 制造商:Analog Devices 功能描述:8052 ADUC834 QUICKSTART DEV KIT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。