參數(shù)資料
型號(hào)： EVAL-ADUC824QSZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 32/68頁(yè)
文件大?。?/td> 0K
描述： KIT DEV QUICK START ADUC824
標(biāo)準(zhǔn)包裝： 1
系列： QuickStart™ 套件
類型： MCU
適用于相關(guān)產(chǎn)品： ADuC824
所含物品： 評(píng)估板，線纜，電源，軟件和文檔
REV. B
ADuC824
–38–
Endurance quantifies the ability of the Flash/EE memory to be
cycled through many Program, Read, and Erase cycles. In real
terms, a single endurance cycle is composed of four independent,
sequential events. These events are defined as:
a. initial page erase sequence
b. read/verify sequence
A single Flash/EE
c. byte program sequence
Memory
d. second read/verify sequence
Endurance Cycle
In reliability qualification, every byte in both the program and
data Flash/EE memory is cycled from 00 hex to FFhex until a
first fail is recorded signifying the endurance limit of the on-chip
Flash/EE memory.
As indicated in the specification pages of this data sheet, the
ADuC824 Flash/EE Memory Endurance qualification has been
carried out in accordance with JEDEC Specification A117 over
the industrial temperature range of –40
°C, +25°C, and +85°C.
The results allow the specification of a minimum endurance figure
over supply and temperature of 100,000 cycles, with an endurance
figure of 700,000 cycles being typical of operation at 25
°C.
Retention quantifies the ability of the Flash/EE memory to retain
its programmed data over time. Again, the ADuC824 has been
qualified in accordance with the formal JEDEC Retention Life-
time Specification (A117) at a specific junction temperature
(TJ = 55
°C). As part of this qualification procedure, the Flash/EE
memory is cycled to its specified endurance limit described above,
before data retention is characterized. This means that the Flash/
EE memory is guaranteed to retain its data for its full specified
retention lifetime every time the Flash/EE memory is repro-
grammed. It should also be noted that retention lifetime, based
on an activation energy of 0.6 eV, will derate with TJ as shown
in Figure 27.
40
60
70
90
TJ JUNCTION TEMPERATURE – C
RETENTION
–
Years
250
200
150
100
50
0
50
80
110
300
100
ADI SPECIFICATION
100 YEARS MIN.
AT T
J = 55 C
Figure 27. Flash/EE Memory Data Retention
Using the Flash/EE Program Memory
The 8 Kbyte Flash/EE Program Memory array is mapped
into the lower 8 Kbytes of the 64 Kbytes program space
addressable by the ADuC824, and is used to hold user code
in typical applications.
The program memory Flash/EE memory arrays can be pro-
grammed in one of two modes, namely:
Serial Downloading (In-Circuit Programming)
As part of its factory boot code, the ADuC824 facilitates serial
code download via the standard UART serial port. Serial down-
load mode is automatically entered on power-up if the external
pin,
PSEN, is pulled low through an external resistor as shown
in Figure 28. Once in this mode, the user can download code to
the program memory array while the device is sited in its target
application hardware. A PC serial download executable is pro-
vided as part of the ADuC824 QuickStart development system.
The Serial Download protocol is detailed in a MicroConverter
Applications Note uC004 available from the ADI MicroConverter
PSEN
ADuC824
PULL
PSEN LOW DURING RESET
TO CONFIGURE THE ADuC824
FOR SERIAL DOWNLOAD MODE
1k
Figure 28. Flash/EE Memory Serial Download Mode
Programming
Parallel Programming
The parallel programming mode is fully compatible with conven-
tional third party Flash or EEPROM device programmers. A
block diagram of the external pin configuration required to support
parallel programming is shown in Figure 29. In this mode, Ports 0,
1, and 2 operate as the external data and address bus interface,
ALE operates as the Write Enable strobe, and Port 3 is used as a
general configuration port that configures the device for various
program and erase operations during parallel programming.
The high voltage (12 V) supply required for Flash/EE program-
ming is generated using on-chip charge pumps to supply the high
voltage program lines.
VDD
GND
P3
PSEN
RESET
P0
P1
P2
ALE
ADuC824
5V
PROGRAM MODE
(SEE TABLE XII)
GND
PROGRAM
DATA
(D0–D7)
PROGRAM
ADDRESS
(A0–A13)
(P2.0 = A0)
(P1.7 = A13)
WRITE ENABLE
STROBE
COMMAND
ENABLE
P3.0
NEGATIVE
EDGE
P3.6
ENTRY
SEQUENCE
VDD
Figure 29. Flash/EE Memory Parallel Programming
相關(guān)PDF資料
PDF描述
RPS-1K-22-18/2.0-9 HEAT SHRINK SLEEVE
EBM31DCMN CONN EDGECARD 62POS .156 WW
REC5-243.3DRWZ/H/B CONV DC/DC 5W 9-36VIN +/-3.3V
ADR06WARZ-R7 IC VREF SERIES PREC 3V 8SOIC
EBM31DCMH CONN EDGECARD 62POS .156 WW
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-ADUC831QS 制造商:Analog Devices 功能描述:QUICK START DEVELOPMENT SYSTEM - Bulk 制造商:Analog Devices 功能描述:KIT- ADUC831 DEV SYSTEM
EVAL-ADUC831QSZ 功能描述:KIT DEV FOR ADUC831 QUICK START RoHS:是 類別:編程器，開(kāi)發(fā)系統(tǒng) >> 通用嵌入式開(kāi)發(fā)板和套件（MCU、DSP、FPGA、CPLD等） 系列:QuickStart™ 套件 標(biāo)準(zhǔn)包裝:1 系列:PICDEM™ 類型:MCU 適用于相關(guān)產(chǎn)品:PIC10F206，PIC16F690，PIC16F819 所含物品:板，線纜，元件，CD，PICkit 編程器 產(chǎn)品目錄頁(yè)面:659 (CN2011-ZH PDF)
EVAL-ADUC832QS 制造商:Analog Devices 功能描述:QUICK START DEVELOPMENT SYSTEM - Bulk 制造商:Analog Devices 功能描述:DEVELOPMENT KIT SYSTEM
EVAL-ADUC832QSZ 功能描述:KIT DEV FOR ADUC832 QUICK START RoHS:是 類別:編程器，開(kāi)發(fā)系統(tǒng) >> 通用嵌入式開(kāi)發(fā)板和套件（MCU、DSP、FPGA、CPLD等） 系列:QuickStart™ 套件 標(biāo)準(zhǔn)包裝:1 系列:PICDEM™ 類型:MCU 適用于相關(guān)產(chǎn)品:PIC10F206，PIC16F690，PIC16F819 所含物品:板，線纜，元件，CD，PICkit 編程器 產(chǎn)品目錄頁(yè)面:659 (CN2011-ZH PDF)
EVAL-ADUC834QS 制造商:Analog Devices 功能描述:DATA ACQ SYS, MICROCNVRTR, DUAL 16BIT/24BIT - ADCS W/ EMBEDD - Bulk 制造商:Analog Devices 功能描述:8052 ADUC834 QUICKSTART DEV KIT
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*