參數(shù)資料
型號: EVAL-ADUC824QSZ
廠商: Analog Devices Inc
文件頁數(shù): 11/68頁
文件大?。?/td> 0K
描述: KIT DEV QUICK START ADUC824
標準包裝: 1
系列: QuickStart™ 套件
類型: MCU
適用于相關產品: ADuC824
所含物品: 評估板,線纜,電源,軟件和文檔
REV. B
ADuC824
–19–
PIN FUNCTION DESCRIPTIONS
Pin
No.
Mnemonic
Type
*
Description
1
P1.0/T2
I/O
Port 1.0 can function as a digital input or digital output and has a pull-up configuration as
described below for Port 3. P1.0 has an increased current drive sink capability of 10 mA and can
also be used to provide a clock input to Timer 2. When Enabled, Counter 2 is incremented in
response to a negative transition on the T2 input pin.
2
P1.1/T2EX
I/O
Port 1.1 can function as a digital input or digital output and has a pull-up configuration as
described below for Port 3. P1.1 has an increased current drive sink capability of 10 mA and
can also be used to provide a control input to Timer 2. When Enabled, a negative transition on
the T2EX input pin will cause a Timer 2 capture or reload event.
3
P1.2/DAC/IEXC1 I/O
Port 1.2. This pin has no digital output driver; it can function as a digital input for which ‘0’
must be written to the port bit. As a digital input, P1.2 must be driven high or low externally.
The voltage output from the DAC can also be configured to appear at this pin. If the DAC
output is not being used, one or both of the excitation current sources (200
A or 2 × 200 A)
can be programmed to be sourced at this pin.
4
P1.3/AIN5/IEXC2 I
Port 1.3. This pin has no digital output driver; it can function as a digital input for which ‘0’ must
be written to the port bit. As a digital input, P1.3 must be driven high or low externally. This
pin can provide an analog input (AIN5) to the auxiliary ADC and one or both of the excitation
current sources (200
A or 2 × 200 A) can be programmed to be sourced at this pin.
5AVDD
S
Analog Supply Voltage, 3 V or 5 V
6
AGND
S
Analog Ground. Ground reference pin for the analog circuitry
7
REFIN(–)
I
Reference Input, Negative Terminal
8
REFIN(+)
I
Reference Input, Positive Terminal
9–11
P1.4–P1.6
I
Port 1.4 to P1.6. These pins have no digital output drivers; they can function as digital inputs,
for which ‘0’ must be written to the respective port bit. As a digital input, these pins must be
driven high or low externally. These port pins also have the following analog functionality:
P1.4/AIN1
I
Primary ADC Channel, Positive Analog Input
P1.5/AIN2
I
Primary ADC Channel, Negative Analog Input
P1.6/AIN3
I
Auxiliary ADC Input or muxed Primary ADC Channel, Positive Analog Input
12
P1.7/AIN4/DAC I/O
Port 1.7. This pin has no digital output driver; it can function as a digital input for which ‘0’ must be
written to the port bit. As a digital input, P1.7 must be driven high or low externally. This pin can
provide an analog input (AIN4) to the auxiliary ADC or muxed Primary ADC Channel, Negative
Analog Input. The voltage output from the DAC can also be configured to appear at this pin.
13
SS
I
Slave Select Input for the SPI Interface. A weak pull-up is present on this pin.
14
MISO
I/O
Master Input/Slave Output for the SPI Interface. There is a weak pull-up on this input pin.
15
RESET
I
Reset Input. A high level on this pin for 24 core clock cycles while the oscillator is running resets
the device. There is a weak pull-down and a Schmitt trigger input stage on this pin. External
POR (power-on reset) circuitry must be added to drive the RESET pin as described later in
this data sheet.
16–19
P3.0–P3.3
I/O
P3.0–P3.3 are bidirectional port pins with internal pull-up resistors. Port 3 pins that have 1s written
to them are pulled high by the internal pull-up resistors, and in that state can be used as inputs.
As inputs, Port 3 pins being pulled externally low will source current because of the internal pull-up
resistors. When driving a 0-to-1 output transition, a strong pull-up is active for two core clock
periods of the instruction cycle. Port 3 pins also have various secondary functions described below.
P3.0/RXD
I/O
Receiver Data Input (asynchronous) or Data Input/Output (synchronous) of serial (UART) port.
P3.1/TXD
I/O
Transmitter Data Output (asynchronous) or Clock Output (synchronous) of serial (UART) port.
P3.2/
INT0
I/O
Interrupt 0, programmable edge or level triggered Interrupt input, which can be programmed
to one of two priority levels. This pin can also be used as a gate control input to Timer0.
P3.3/
INT1
I/O
Interrupt 1, programmable edge-or level-triggered Interrupt input, which can be programmed
to one of two priority levels. This pin can also be used as a gate control input to Timer1.
20, 34, 48
DVDD
S
Digital supply, 3 V or 5 V
21, 35, 47
DGND
S
Digital ground, ground reference point for the digital circuitry
相關PDF資料
PDF描述
RPS-1K-22-18/2.0-9 HEAT SHRINK SLEEVE
EBM31DCMN CONN EDGECARD 62POS .156 WW
REC5-243.3DRWZ/H/B CONV DC/DC 5W 9-36VIN +/-3.3V
ADR06WARZ-R7 IC VREF SERIES PREC 3V 8SOIC
EBM31DCMH CONN EDGECARD 62POS .156 WW
相關代理商/技術參數(shù)
參數(shù)描述
EVAL-ADUC831QS 制造商:Analog Devices 功能描述:QUICK START DEVELOPMENT SYSTEM - Bulk 制造商:Analog Devices 功能描述:KIT- ADUC831 DEV SYSTEM
EVAL-ADUC831QSZ 功能描述:KIT DEV FOR ADUC831 QUICK START RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件(MCU、DSP、FPGA、CPLD等) 系列:QuickStart™ 套件 標準包裝:1 系列:PICDEM™ 類型:MCU 適用于相關產品:PIC10F206,PIC16F690,PIC16F819 所含物品:板,線纜,元件,CD,PICkit 編程器 產品目錄頁面:659 (CN2011-ZH PDF)
EVAL-ADUC832QS 制造商:Analog Devices 功能描述:QUICK START DEVELOPMENT SYSTEM - Bulk 制造商:Analog Devices 功能描述:DEVELOPMENT KIT SYSTEM
EVAL-ADUC832QSZ 功能描述:KIT DEV FOR ADUC832 QUICK START RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件(MCU、DSP、FPGA、CPLD等) 系列:QuickStart™ 套件 標準包裝:1 系列:PICDEM™ 類型:MCU 適用于相關產品:PIC10F206,PIC16F690,PIC16F819 所含物品:板,線纜,元件,CD,PICkit 編程器 產品目錄頁面:659 (CN2011-ZH PDF)
EVAL-ADUC834QS 制造商:Analog Devices 功能描述:DATA ACQ SYS, MICROCNVRTR, DUAL 16BIT/24BIT - ADCS W/ EMBEDD - Bulk 制造商:Analog Devices 功能描述:8052 ADUC834 QUICKSTART DEV KIT