t" />
參數(shù)資料
型號(hào): DSPB56366AG120
廠商: Freescale Semiconductor
文件頁(yè)數(shù): 63/110頁(yè)
文件大?。?/td> 0K
描述: IC DSP 24BIT AUD 120MHZ 144-LQFP
產(chǎn)品變化通告: Product Discontinuation 24/Feb/2012
標(biāo)準(zhǔn)包裝: 60
系列: DSP56K/Symphony
類型: 音頻處理器
接口: 主機(jī)接口,I²C,SAI,SPI
時(shí)鐘速率: 120MHz
非易失內(nèi)存: ROM(240 kB)
芯片上RAM: 69kB
電壓 - 輸入/輸出: 3.30V
電壓 - 核心: 3.30V
工作溫度: -40°C ~ 110°C
安裝類型: 表面貼裝
封裝/外殼: 144-LQFP
供應(yīng)商設(shè)備封裝: 144-LQFP(20x20)
包裝: 托盤
DSP56366 Technical Data, Rev. 3.1
3-30
Freescale Semiconductor
174
CAS assertion to column address not valid
tCAH
5.25
× T
C 4.0
48.5
ns
175
RAS assertion to column address not valid
tAR
7.75
× T
C 4.0
73.5
ns
176
Column address valid to RAS deassertion
tRAL
6
× T
C 4.0
56.0
ns
177
WR deassertion to CAS assertion
tRCS
3.0
× T
C 4.0
26.0
ns
178
CAS deassertion to WR5 assertion
tRCH
1.75
× T
C 4.0
13.5
ns
179
RAS deassertion to WR5 assertion
tRRH
0.25
× T
C 2.0
0.5
ns
180
CAS assertion to WR deassertion
tWCH
5
× T
C 4.2
45.8
ns
181
RAS assertion to WR deassertion
tWCR
7.5
× T
C 4.2
70.8
ns
182
WR assertion pulse width
tWP
11.5
× T
C 4.5
110.5
ns
183
WR assertion to RAS deassertion
tRWL
11.75
× T
C 4.3
113.2
ns
184
WR assertion to CAS deassertion
tCWL
10.25
× T
C 4.3
103.2
ns
185
Data valid to CAS assertion (write)
tDS
5.75
× T
C 4.0
53.5
ns
186
CAS assertion to data not valid (write)
tDH
5.25
× T
C 4.0
48.5
ns
187
RAS assertion to data not valid (write)
tDHR
7.75
× T
C 4.0
73.5
ns
188
WR assertion to CAS assertion
tWCS
6.5
× T
C 4.3
60.7
ns
189
CAS assertion to RAS assertion (refresh)
tCSR
1.5
× T
C 4.0
11.0
ns
190
RAS deassertion to CAS assertion (refresh)
tRPC
2.75
× T
C 4.0
23.5
ns
191
RD assertion to RAS deassertion
tROH
11.5
× T
C 4.0
111.0
ns
192
RD assertion to data valid
tGA
10
× T
C 7.0
93.0
ns
193
RD deassertion to data not valid3
tGZ
0.0
ns
194
WR assertion to data active
0.75
× T
C 0.3
7.2
ns
195
WR deassertion to data high impedance
0.25
× T
C
—2.5
ns
1 The number of wait states for out-of-page access is specified in the DCR.
2 The refresh period is specified in the DCR.
3 RD deassertion will always occur after CAS deassertion; therefore, the restricted timing is t
OFF and not tGZ.
4 The asynchronous delays specified in the expressions are valid for DSP56366.
5 Either t
RCH or tRRH must be satisfied for read cycles.
Table 3-15 DRAM Out-of-Page and Refresh Timings, Eleven Wait States1, 2 (continued)
No.
Characteristics3
Symbol
Expression4
Min
Max
Unit
相關(guān)PDF資料
PDF描述
DSPB56367AG150 IC DSP 24BIT 150MHZ 144-LQFP
DSPB56371AF180 IC DSP 24BIT 180MHZ 80-LQFP
DSPB56374AEC IC DSP 24BIT 150MHZ 52-LQFP
DSPB56720CAG DSP 24BIT AUD 200MHZ 144-LQFP
DSPB56724AG DSP 24BIT AUD 250MHZ 144-LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DSPB56366PV120 制造商:Motorola Inc 功能描述: 制造商:Freescale Semiconductor 功能描述:IC 制造商:MOTOROLA 功能描述:
DSPB56367AG150 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC 150Mhz/150MIPS RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
DSPB56367PV150 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC 150Mhz/ 150MIPS RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
DSPB5636AG120 制造商:Freescale Semiconductor 功能描述:
DSPB56371AF150 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC 150 MHZ VERSION DSPB371 RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT