參數(shù)資料
型號(hào): DSPB56366AG120
廠商: Freescale Semiconductor
文件頁數(shù): 37/110頁
文件大小: 0K
描述: IC DSP 24BIT AUD 120MHZ 144-LQFP
產(chǎn)品變化通告: Product Discontinuation 24/Feb/2012
標(biāo)準(zhǔn)包裝: 60
系列: DSP56K/Symphony
類型: 音頻處理器
接口: 主機(jī)接口,I²C,SAI,SPI
時(shí)鐘速率: 120MHz
非易失內(nèi)存: ROM(240 kB)
芯片上RAM: 69kB
電壓 - 輸入/輸出: 3.30V
電壓 - 核心: 3.30V
工作溫度: -40°C ~ 110°C
安裝類型: 表面貼裝
封裝/外殼: 144-LQFP
供應(yīng)商設(shè)備封裝: 144-LQFP(20x20)
包裝: 托盤
DSP56366 Technical Data, Rev. 3.1
3-6
Freescale Semiconductor
3.8
Phase Lock Loop (PLL) Characteristics
3.9
Reset, Stop, Mode Select, and Interrupt Timing
4
EXTAL cycle time2
With PLL disabled
With PLL enabled
ETC
8.33 ns
273.1
μs
7
Instruction cycle time = ICYC = TC
4, 2
With PLL disabled
With PLL enabled
ICYC
16.66 ns
8.33 ns
8.53
μs
1 Measured at 50% of the input transition.
2 The maximum value for PLL enabled is given for minimum V
CO and maximum MF.
3 The indicated duty cycle is for the specified maximum frequency for which a part is rated. The minimum clock high or low time
required for correct operation, however, remains the same at lower operating frequencies; therefore, when a lower clock
frequency is used, the signal symmetry may vary from the specified duty cycle as long as the minimum high time and low time
requirements are met.
4 The maximum value for PLL enabled is given for minimum VCO and maximum DF.
Table 3-6 PLL Characteristics
Characteristics
Min
Max
Unit
VCO frequency when PLL enabled (MF × Ef × 2/PDF)
30
240
MHz
PLL external capacitor (PCAP pin to VCCP) (CPCAP)
1
@ MF
≤ 4
@ MF > 4
1 CPCAP is the value of the PLL capacitor (connected between the PCAP pin and VCCP). The recommended value in pF
for CPCAP can be computed from one of the following equations:
(MF x 680)-120, for MF ≤ 4 or MF x 1100, for MF > 4.
(MF
× 580) 100
MF
× 830
(MF
× 780) 140
MF
× 1470
pF
Table 3-7 Reset, Stop, Mode Select, and Interrupt Timing1
No.
Characteristics
Expression
Min
Max
Unit
8
Delay from RESET assertion to all pins at reset value2
26.0
ns
9
Required RESET duration3
Power on, external clock generator, PLL disabled
Power on, external clock generator, PLL enabled
During normal operation
50
× ET
C
1000
× ET
C
2.5
× T
C
416.7
8.3
20.8
ns
μs
ns
10
Delay from asynchronous RESET deassertion to first
external address output (internal reset deassertion)4
Minimum
Maximum
3.25
× T
C + 2.0
20.25 TC + 7.50
29.1
176.2
ns
13
Mode select setup time
30.0
ns
Table 3-5 Clock Operation (continued)
No.
Characteristics
Symbol
Min
Max
相關(guān)PDF資料
PDF描述
DSPB56367AG150 IC DSP 24BIT 150MHZ 144-LQFP
DSPB56371AF180 IC DSP 24BIT 180MHZ 80-LQFP
DSPB56374AEC IC DSP 24BIT 150MHZ 52-LQFP
DSPB56720CAG DSP 24BIT AUD 200MHZ 144-LQFP
DSPB56724AG DSP 24BIT AUD 250MHZ 144-LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DSPB56366PV120 制造商:Motorola Inc 功能描述: 制造商:Freescale Semiconductor 功能描述:IC 制造商:MOTOROLA 功能描述:
DSPB56367AG150 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC 150Mhz/150MIPS RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
DSPB56367PV150 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC 150Mhz/ 150MIPS RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
DSPB5636AG120 制造商:Freescale Semiconductor 功能描述:
DSPB56371AF150 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC 150 MHZ VERSION DSPB371 RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT