- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1917 > DSP56301VF100 (Freescale Semiconductor)IC DSP 24BIT FIXED-POINT 252-BGA PDF資料下載
參數(shù)資料
| 型號(hào)： | DSP56301VF100 |
| 廠商： | Freescale Semiconductor |
| 文件頁(yè)數(shù)： | 40/124頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC DSP 24BIT FIXED-POINT 252-BGA |
| 產(chǎn)品變化通告： | DSP56301 Discontinuation 12/Nov/2009 |
| 標(biāo)準(zhǔn)包裝： | 60 |
| 系列： | DSP563xx |
| 類型： | 定點(diǎn) |
| 接口： | 主機(jī)接口，SSI，SCI |
| 時(shí)鐘速率： | 100MHz |
| 非易失內(nèi)存： | ROM（9 kB） |
| 芯片上RAM： | 24kB |
| 電壓 - 輸入/輸出： | 3.30V |
| 電壓 - 核心： | 3.30V |
| 工作溫度： | -40°C ~ 100°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 252-BGA |
| 供應(yīng)商設(shè)備封裝： | 252-MAPBGA（21x21） |
| 包裝： | 托盤 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)當(dāng)前第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)
DSP56301 Technical Data, Rev. 10
1-18
Freescale Semiconductor
Signals/Connections
1.9 Enhanced Synchronous Serial Interface 1 (ESSI1)
Table 1-13.
Enhanced Synchronous Serial Interface 1 (ESSI1)
Signal Name
Type
State During
Reset
Signal Description
SC10
PD0
Input or Output
Input
Serial Control 0
Selection of Synchronous or Asynchronous mode determines function. For
Asynchronous mode, this signal is the receive clock I/O (Schmitt-trigger input).
For Synchronous mode, this signal is either Transmitter 1 output or Serial I/O
Flag 0.
Port D 0
The default configuration following reset is GPIO. For PD0, signal direction is
controlled through the Port Directions Register (PRR1). The signal can be
configured as an ESSI signal SC10 through the Port Control Register (PCR1).
This input is 5 V tolerant.
SC11
PD1
Input/Output
Input or Output
Input
Serial Control 1
Selection of Synchronous or Asynchronous mode determines function. For
Asynchronous mode, this signal is the receiver frame sync I/O. For
Synchronous mode, this signal is either Transmitter 2 output or Serial I/O Flag
1.
Port D 1
The default configuration following reset is GPIO. For PD1, signal direction is
controlled through PRR1. The signal can be configured as an ESSI signal
SC11 through PCR1.
This input is 5 V tolerant.
SC12
PD2
Input/Output
Input or Output
Input
Serial Control Signal 2
Frame sync for both the transmitter and receiver in Synchronous mode, for the
transmitter only in Asynchronous mode. When configured as an output, this
signal is the internally generated frame sync signal. When configured as an
input, this signal receives an external frame sync signal for the transmitter (and
the receiver in Synchronous operation).
Port D 2
The default configuration following reset is GPIO. For PD2, signal direction is
controlled through PRR1. The signal can be configured as an ESSI signal
SC12 through PCR1.
This input is 5 V tolerant.
SCK1
PD3
Input/Output
Input or Output
Input
Serial Clock
Provides the serial bit rate clock for the ESSI interface. Clock input or output
can be used by the transmitter and receiver in Synchronous modes, by the
transmitter only in Asynchronous modes.
Although an external serial clock can be independent of and asynchronous to
the DSP system clock, it must exceed the minimum clock cycle time of 6T (that
is, the system clock frequency must be at least three times the external ESSI
clock frequency). The ESSI needs at least three DSP phases inside each half
of the serial clock.
Port D 3
The default configuration following reset is GPIO. For PD3, signal direction is
controlled through PRR1. The signal can be configured as an ESSI signal
SCK1 through PCR1.
This input is 5 V tolerant.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DSP56303VL100B1 | IC DSP 24BIT 100MHZ 196-BGA |
| DSP56311VF150B1 | IC DSP 24BIT 150MHZ 196-BGA |
| DSP56321VF200R2 | IC DSP 24BIT 200MHZ 196-BGA |
| DSP56852VFE | IC DSP 16BIT 120MHZ 81-MAPBGA |
| DSP56854FGE | IC DSP 16BIT 120MHZ 128-LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DSP56301VF80 | 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC MAP DSP RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT |
| DSP56301VF80B1 | 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC DSP56301VF80B1 RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT |
| DSP56301VL100 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:24-Bit Digital Signal Processor |
| DSP56301VL80 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:24-Bit Digital Signal Processor |
| DSP56302 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:DSP56301 Digital Signal Processor |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。