參數(shù)資料
型號(hào)： BXM80526B700
廠商： INTEL CORP
元件分類： 微控制器/微處理器
英文描述： 64-BIT, 700 MHz, MICROPROCESSOR, CPGA495
封裝： MICRO, PGA2-495
文件頁(yè)數(shù)： 64/85頁(yè)
文件大?。?/td> 795K
代理商： BXM80526B700
Mobile Intel Pentium III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, and Low-voltage 600 MHz
Order#-XXX
Datasheet
59
8 Processor Interface
8.1 Alphabetical Signal Reference
A[35:3]# (I/O - GTL+)
The A[35:3]# (Address) signals define a 2
36-byte physical memory address space. When ADS# is
active, these signals transmit the address of a transaction; when ADS# is inactive, these signals
transmit transaction information. These signals must be connected to the appropriate pins/balls of
both agents on the system bus. The A[35:24]# signals are protected with the AP1# parity signal,
and the A[23:3]# signals are protected with the AP0# parity signal.
On the active-to-inactive transition of RESET#, each processor bus agent samples A[35:3]#
signals to determine its power-on configuration. See Section 4 of this document and the Pentium
II Processor Developer’s Manual for details.
A20M# (I - 1.5V Tolerant)
If the A20M# (Address-20 Mask) input signal is asserted, the processor masks physical address bit
20 (A20#) before looking up a line in any internal cache and before driving a read/write
transaction on the bus. Asserting A20M# emulates the 8086 processor's address wrap-around at
the 1-Mbyte boundary. Assertion of A20M# is only supported in Real mode.
ADS# (I/O - GTL+)
The ADS# (Address Strobe) signal is asserted to indicate the validity of a transaction address on
the A[35:3]# signals. Both bus agents observe the ADS# activation to begin parity checking,
protocol checking, address decode, internal snoop or deferred reply ID match operations
associated with the new transaction. This signal must be connected to the appropriate pins/balls on
both agents on the system bus.
AERR# (I/O - GTL+)
The AERR# (Address Parity Error) signal is observed and driven by both system bus agents, and
if used, must be connected to the appropriate pins/balls of both agents on the system bus. AERR#
observation is optionally enabled during power-on configuration; if enabled, a valid assertion of
AERR# aborts the current transaction.
If AERR# observation is disabled during power-on configuration, a central agent may handle an
assertion of AERR# as appropriate to the error handling architecture of the system.
AP[1:0]# (I/O - GTL+)
The AP[1:0]# (Address Parity) signals are driven by the request initiator along with ADS#,
A[35:3]#, REQ[4:0]# and RP#. AP1# covers A[35:24]#. AP0# covers A[23:3]#. A correct parity
signal is high if an even number of covered signals are low and low if an odd number of covered
signals are low. This allows parity to be high when all the covered signals are high. AP[1:0]#
should be connected to the appropriate pins/balls on both agents on the system bus.
相關(guān)PDF資料
PDF描述
BXM80536GC2100F 32-BIT, 2100 MHz, MICROPROCESSOR, CPGA478
BXM80536GC1800F 32-BIT, 1800 MHz, MICROPROCESSOR, CPGA478
BXM80536GC1600F 32-BIT, 1600 MHz, MICROPROCESSOR, CPGA478
BYP60K4 60 A, 400 V, SILICON, RECTIFIER DIODE
BYS10-45TR3 1.5 A, 45 V, SILICON, RECTIFIER DIODE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
BXM80536NC1400ES L7LS 制造商:Intel 功能描述:CELERON M,360,1.40GHZ,1M CACHE, 400MHZ FSB,1.26V,UFCPGA - Boxed Product (Development Kits)
BXMP1000 制造商:SPECTRUM 制造商全稱:Spectrum Microwave, Inc. 功能描述:RF AMPLIFIER
BXMP1001 制造商:SPECTRUM 制造商全稱:Spectrum Microwave, Inc. 功能描述:RF AMPLIFIER
BXMP1002 制造商:SPECTRUM 制造商全稱:Spectrum Microwave, Inc. 功能描述:RF AMPLIFIER
BXMP1003 制造商:SPECTRUM 制造商全稱:Spectrum Microwave, Inc. 功能描述:RF AMPLIFIER
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*