參數(shù)資料
型號(hào)： BXM80526B700
廠商： INTEL CORP
元件分類： 微控制器/微處理器
英文描述： 64-BIT, 700 MHz, MICROPROCESSOR, CPGA495
封裝： MICRO, PGA2-495
文件頁(yè)數(shù)： 65/85頁(yè)
文件大小： 795K
代理商： BXM80526B700
Mobile Intel Pentium III Processor in BGA2 and Micro-PGA2 Packages
at 850 MHz, 800 MHz, 750 MHz, 700 MHz, and Low-voltage 600 MHz
Datasheet
Order#-XXX
60
BCLK (I - 2.5V Tolerant)
The BCLK (Bus Clock) signal determines the system bus frequency. Both system bus agents must
receive this signal to drive their outputs and latch their inputs on the BCLK rising edge. All
external timing parameters are specified with respect to the BCLK signal.
BERR# (I/O - GTL+)
The BERR# (Bus Error) signal is asserted to indicate an unrecoverable error without a bus
protocol violation. It may be driven by either system bus agent and must be connected to the
appropriate pins/balls of both agents, if used. However, the mobile Pentium III processors do not
observe assertions of the BERR# signal.
BERR# assertion conditions are defined by the system configuration. Configuration options
enable the BERR# driver as follows:
Enabled or disabled
Asserted optionally for internal errors along with IERR#
Asserted optionally by the request initiator of a bus transaction after it observes an error
Asserted by any bus agent when it observes an error in a bus transaction
BINIT# (I/O - GTL+)
The BINIT# (Bus Initialization) signal may be observed and driven by both system bus agents and
must be connected to the appropriate pins/balls of both agents, if used. If the BINIT# driver is
enabled during the power-on configuration, BINIT# is asserted to signal any bus condition that
prevents reliable future information.
If BINIT# is enabled during power-on configuration, and BINIT# is sampled asserted, all bus state
machines are reset and any data which was in transit is lost. All agents reset their rotating ID for
bus arbitration to the state after reset, and internal count information is lost. The L1 and L2 caches
are not affected.
If BINIT# is disabled during power-on configuration, a central agent may handle an assertion of
BINIT# as appropriate to the Machine Check Architecture (MCA) of the system.
BNR# (I/O - GTL+)
The BNR# (Block Next Request) signal is used to assert a bus stall by any bus agent that is unable
to accept new bus transactions. During a bus stall, the current bus owner cannot issue any new
transactions.
Since multiple agents may need to request a bus stall simultaneously, BNR# is a wired-OR signal
that must be connected to the appropriate pins/balls of both agents on the system bus. In order to
avoid wire-OR glitches associated with simultaneous edge transitions driven by multiple drivers,
BNR# is activated on specific clock edges and sampled on specific clock edges.
相關(guān)PDF資料
PDF描述
BXM80536GC2100F 32-BIT, 2100 MHz, MICROPROCESSOR, CPGA478
BXM80536GC1800F 32-BIT, 1800 MHz, MICROPROCESSOR, CPGA478
BXM80536GC1600F 32-BIT, 1600 MHz, MICROPROCESSOR, CPGA478
BYP60K4 60 A, 400 V, SILICON, RECTIFIER DIODE
BYS10-45TR3 1.5 A, 45 V, SILICON, RECTIFIER DIODE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
BXM80536NC1400ES L7LS 制造商:Intel 功能描述:CELERON M,360,1.40GHZ,1M CACHE, 400MHZ FSB,1.26V,UFCPGA - Boxed Product (Development Kits)
BXMP1000 制造商:SPECTRUM 制造商全稱:Spectrum Microwave, Inc. 功能描述:RF AMPLIFIER
BXMP1001 制造商:SPECTRUM 制造商全稱:Spectrum Microwave, Inc. 功能描述:RF AMPLIFIER
BXMP1002 制造商:SPECTRUM 制造商全稱:Spectrum Microwave, Inc. 功能描述:RF AMPLIFIER
BXMP1003 制造商:SPECTRUM 制造商全稱:Spectrum Microwave, Inc. 功能描述:RF AMPLIFIER
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*