- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382861 > AX88796 (Electronic Theatre Controls, Inc.) 3-in-1 Local Bus Fast Ethernet Controller PDF資料下載
參數(shù)資料
| 型號(hào)： | AX88796 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 3-in-1 Local Bus Fast Ethernet Controller |
| 中文描述： | 3合1本地總線快速以太網(wǎng)控制器 |
| 文件頁(yè)數(shù)： | 37/71頁(yè) |
| 文件大?。?/td> | 931K |
| 代理商： | AX88796 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)當(dāng)前第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)
ASIX ELECTRONICS CORPORATION
37
AX88796 L 3-in-1 Local Bus Fast Ethernet Controller
5.1.9 Inter-frame gap (IFG) Offset 16H (Read/Write)
FIELD
NAME
7
-
Reserved
6:0
IFG
Inter-frame Gap. Default value 15H.
DESCRIPTION
5.1.10 Inter-frame gap Segment 1(IFGS1) Offset 12H (Read/Write)
FIELD
NAME
7
-
Reserved
6:0
IFG
Inter-frame Gap Segment 1. Default value 0cH.
DESCRIPTION
5.1.11 Inter-frame gap Segment 2(IFGS2) Offset 13H (Read/Write)
FIELD
NAME
7
-
Reserved
6:0
IFG
Inter-frame Gap Segment 2. Default value 12H.
DESCRIPTION
5.1.12 MII/EEPROM Management Register (MEMR) Offset 14H
(Read/Write)
FIELD
NAME
7
EECLK EECLK:
EEPROM Clock
6
EEO
EEO : (Read only)
EEPROM Data Out value. That reflects Pin-48 EEDO value.
5
EEI
EEI
EEPROM Data In. That output to Pin-49 EEDI as EEPROM data input value.
4
EECS EECS
EEPROM Chip Select
3
MDO
MDO
MII Data Out. The value reflects to Pin-66 MDIO when MDIR=0.
2
MDI
MDI: (Read only)
MII Data In. That reflects Pin-66 MDIO value.
1
MDIR MII STA MDIO signal Direction
MII Read Control Bit, asserts this bit let MDIO signal as the input signal. Deassert this bit
let MDIO as output signal.
0
MDC
MDC
MII Clock. This value reflects to Pin-67 MDC.
DESCRIPTION
5.1.13 Test Register (TR) Offset 15H (Write)
FIELD
NAME
7:5
-
Reserved
4
TF16T Test for Collision, default value is logic 0 (User always keep the default value unchanged)
3
TPE
Test pin Enable, default value is logic 0 (User always keep the default value unchanged)
2:0
IFG
Select Test Pins Output, default value is logic 0 (User always keep the default value
unchanged)
DESCRIPTION
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AX88796L | 3-in-1 Local Bus Fast Ethernet Controller |
| AY3-8910 | PROGRAMMABLE SOUND GENERATOR |
| AY-3-8910 | PROGRAMMABLE SOUND GENERATOR |
| AY-3-8912 | PROGRAMMABLE SOUND GENERATOR |
| AY-3-8913 | PROGRAMMABLE SOUND GENERATOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AX88796ALF | 制造商:ASIX 功能描述:10/100 MAC,COMMERCIAL 128PIN |
| AX88796BLF | 制造商:Asix Electronics 功能描述:IEEE802.3 / IEEE802.3u LAN standard Ethernet 3.3V 64LQFP Tray 制造商:ASIX 功能描述:10/100 MAC,COMMERCIAL 64PIN |
| AX88796BLI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:High-Performance Non-PCI Single-Chip 8/16 bit 10/100M Fast Ethernet Controller |
| AX88796C | 制造商:ASIX 制造商全稱:ASIX 功能描述:Low-Power SPI or Non-PCI Ethernet Controller |
| AX88796CLF | 制造商:ASIX Electronics Corporation 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。