參數(shù)資料
型號(hào): AX88796
廠商: Electronic Theatre Controls, Inc.
英文描述: 3-in-1 Local Bus Fast Ethernet Controller
中文描述: 3合1本地總線快速以太網(wǎng)控制器
文件頁數(shù): 26/71頁
文件大?。?/td> 931K
代理商: AX88796
ASIX ELECTRONICS CORPORATION
26
AX88796 L 3-in-1 Local Bus Fast Ethernet Controller
Destination Address
Source Address
Length / Type
Data
(Pad if < 46 Bytes)
General Transmit Packet Format
6 Bytes
6 Bytes
2 Bytes
46 Bytes
Min.
TRANSMISSION
Prior to transmission, the TPSR (Transmit Page Start Register) and TBCR0, TBCR1 (Transmit Byte Count
Registers) must be initialized. To initiate transmission of the packet the TXP bit in the Command Register is set.
The Transmit Status Register (TSR) is cleared and the AX88796 begins to prefetch transmit data from memory.
If the Interpacket Gap (IPG) has timed out the AX88796 will begin transmission.
CONDITIONS REQUIRED TO BEGIN TRANSMISSION
In order to transmit a packet, the following three conditions must be met:
1. The Interpacket Gap Timer has timed out
2. At least one byte has entered the FIFO. (This indicates that the burst transfer has been started)
3. If a collision had been detected then before transmission the packet backoff time must have timed out.
COLLISION RECOVERY
During transmission, the Buffer Management logic monitors the transmit circuitry to determine if a collision has
occurred. If a collision is detected, the Buffer Management logic will reset the FIFO and restore the Transmit
DMA pointers for retransmission of the packet. The COL bit will be set in the TSR and the NCR (Number of
Collisions Register) will be incremented. If 15 retransmissions each result in a collision the transmission will be
aborted and the ABT bit in the TSR will be set.
Transmit Packet Assembly Format
The following diagrams describe the format for how packets must be assembled prior to transmission for
different byte ordering schemes. The various formats are selected in the Data Configuration Register and setting
the
CPU[1:0]
pins for ISA, 80186, MC68K or MCS-51 mode.
D15
D8 D7
Destination Address 1
Destination Address 3
Destination Address 5
Source Address 1
Source Address 3
Source Address 5
Type / Length 1
Data 1
BOS = 0, WTS = 1 in Data Configuration Register.
This format is used with ISA or 80186 Mode.
D0
Destination Address 0
Destination Address 2
Destination Address 4
Source Address 0
Source Address 2
Source Address 4
Type / Length 0
Data 0
相關(guān)PDF資料
PDF描述
AX88796L 3-in-1 Local Bus Fast Ethernet Controller
AY3-8910 PROGRAMMABLE SOUND GENERATOR
AY-3-8910 PROGRAMMABLE SOUND GENERATOR
AY-3-8912 PROGRAMMABLE SOUND GENERATOR
AY-3-8913 PROGRAMMABLE SOUND GENERATOR
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AX88796ALF 制造商:ASIX 功能描述:10/100 MAC,COMMERCIAL 128PIN
AX88796BLF 制造商:Asix Electronics 功能描述:IEEE802.3 / IEEE802.3u LAN standard Ethernet 3.3V 64LQFP Tray 制造商:ASIX 功能描述:10/100 MAC,COMMERCIAL 64PIN
AX88796BLI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:High-Performance Non-PCI Single-Chip 8/16 bit 10/100M Fast Ethernet Controller
AX88796C 制造商:ASIX 制造商全稱:ASIX 功能描述:Low-Power SPI or Non-PCI Ethernet Controller
AX88796CLF 制造商:ASIX Electronics Corporation 功能描述: