參數(shù)資料
型號： AX88796
廠商： Electronic Theatre Controls, Inc.
英文描述： 3-in-1 Local Bus Fast Ethernet Controller
中文描述： 3合1本地總線快速以太網(wǎng)控制器
文件頁數(shù)： 19/71頁
文件大?。?/td> 931K
代理商： AX88796
ASIX ELECTRONICS CORPORATION
19
AX88796 L 3-in-1 Local Bus Fast Ethernet Controller
4.0 Basic Operation
4.1 Receiver Filtering
The address filtering logic compares the Destination Address Field (first 6 bytes of the received packet) to the Physical
address registers stored in the Address Register Array. If any one of the six bytes does not match the pre-programmed
physical address, the Protocol Control Logic rejects the packet. This is for unicast address filtering. All multicast
destination addresses are filtered using a hashing algorithm. (See following description.) If the multicast address indexes
a bit that has been set in the filter bit array of the Multicast Address Register Array the packet is accepted, otherwise it is
rejected by the Protocol Control Logic. Each destination address is also checked for all 1's which is the reserved broadcast
address.
4.1.1 Unicast Address Match Filter
The physical address registers are used to compare the destination address of incoming packets for rejecting or accepting
packets. Comparisons are performed on a byte wide basis. The bit assignment shown below relates the sequence in
PAR0-PAR5 to the bit sequence of the received packet.
D7
D6
D5
D4
PAR0
DA7
DA6
DA5
DA4
PAR1
DA15
DA14
DA13
DA12
PAR2
DA23
DA22
DA21
DA20
PAR3
DA31
DA30
DA29
DA28
PAR4
DA39
DA38
DA37
DA36
PAR5
DA47
DA46
DA45
DA44
Note:
The bit sequence of the received packet is DA0, DA1, … DA7, DA8 ….
4.1.2 Multicast Address Match Filter
The Multicast Address Registers provide filtering of multicast addresses hashed by the CRC logic. All destination
addresses are fed through the 32 bits CRC generation logic and as the last bit of the destination address enters the CRC,
the 6 most significant bits of the CRC generator are latched. These 6 bits are then decoded by a 1 of 64 decode to index
a unique filter bit (FB0-63) in the Multicast Address Registers. If the filter bit selected is set, the multicast packet is
accepted. The system designer would use a program to determine which filter bits to set in the multicast registers. All
multicast filter bits that correspond to Multicast Address Registers accepted by the node are then set to one. To accept all
multicast packets all of the registers are set to all ones.
D7
D6
D5
D4
MAR0
FB7
FB6
FB5
FB4
MAR1
FB15
FB14
FB13
FB12
MAR2
FB23
FB22
FB21
FB20
MAR3
FB31
FB30
FB29
FB28
MAR4
FB39
FB38
FB37
FB36
MAR5
FB47
FB46
FB45
FB44
MAR6
FB55
FB54
FB53
FB52
MAR7
FB63
FB62
FB61
FB60
D3
DA3
DA11
DA19
DA27
DA35
DA43
D2
DA2
DA10
DA18
DA26
DA34
DA42
D1
DA1
DA9
DA17
DA25
DA33
DA41
D0
DA0
DA8
DA16
DA24
DA32
DA40
D3
FB3
FB11
FB19
FB27
FB35
FB43
FB51
FB59
D2
FB2
FB10
FB18
FB26
FB34
FB42
FB50
FB58
D1
FB1
FB9
FB17
FB25
FB33
FB41
FB49
FB57
D0
FB0
FB8
FB16
FB24
FB32
FB40
FB48
FB56
相關(guān)PDF資料
PDF描述
AX88796L 3-in-1 Local Bus Fast Ethernet Controller
AY3-8910 PROGRAMMABLE SOUND GENERATOR
AY-3-8910 PROGRAMMABLE SOUND GENERATOR
AY-3-8912 PROGRAMMABLE SOUND GENERATOR
AY-3-8913 PROGRAMMABLE SOUND GENERATOR
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AX88796ALF 制造商:ASIX 功能描述:10/100 MAC,COMMERCIAL 128PIN
AX88796BLF 制造商:Asix Electronics 功能描述:IEEE802.3 / IEEE802.3u LAN standard Ethernet 3.3V 64LQFP Tray 制造商:ASIX 功能描述:10/100 MAC,COMMERCIAL 64PIN
AX88796BLI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:High-Performance Non-PCI Single-Chip 8/16 bit 10/100M Fast Ethernet Controller
AX88796C 制造商:ASIX 制造商全稱:ASIX 功能描述:Low-Power SPI or Non-PCI Ethernet Controller
AX88796CLF 制造商:ASIX Electronics Corporation 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*