- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366550 > AM79C961AVCW (ADVANCED MICRO DEVICES INC) PCnet⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA PDF資料下載
參數(shù)資料
| 型號： | AM79C961AVCW |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | PCnet⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA |
| 中文描述： | 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144 |
| 封裝： | TQFP-144 |
| 文件頁數(shù)： | 86/206頁 |
| 文件大小： | 1507K |
| 代理商： | AM79C961AVCW |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁當(dāng)前第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁
86
Am79C961A
within 60 ns of DACK going active. The Permanent
Master drives AEN inactive within 71 ns of MASTER
going active.
Access Phase
The ISA bus requires a wait of at least 125 ns after
MASTER is asserted before the new master is allowed
to drive the address, command, and data lines. The
PCnet-ISA II controller will actually wait 3 clock cycles
or 150 ns.
The following signals are not driven by the Permanent
Master and are simply pulled HIGH: BALE, IOCHRDY,
IOCS16, MEMCS16, SRDY. Therefore, the PCnet-ISA
II controller assumes the memory which it is accessing
is 16 bits wide and can complete an access in the time
programmed for the PCnet-ISA II controller MEMR and
MEMW signals. Refer to the ISA Bus Configuration
Register description section.
Release Phase
When the PCnet-ISA II controller is finished with the
bus, it drives the command lines inactive. 50 ns later,
the controller tri-states the command, address, and
data lines and drives DRQ inactive. 50 ns later, the con-
troller drives MASTER inactive.
The Permanent Master drives AEN active within 71 ns
of MASTER going inactive. The Permanent Master is
allowed to drive the command lines no sooner than 60
ns after DACK goes inactive.
Master Mode Memory Read Cycle
After the PCnet-ISA II controller has acquired the ISA
bus, it can perform a memory read cycle. All timing is
generated relative to the 20 MHz clock (network clock).
Since there is no way to tell if memory is 8-bit or 16-bit
or when it is ready, the PCnet-ISA II controller by
default assumes 16-bit, 1 wait state memory. The wait
state assumption is based on the default value in the
MSRDA register in ISACSR0.
The cycle begins with SA0-19, SBHE, and LA17-23
being presented. The ISA bus requires them to be valid
for at least 28 ns before a read command and the PC-
net-ISA II controller provides one clock or 50 ns of
setup time before asserting MEMR.
The ISA bus requires MEMR to be active for at least
219 ns, and the PCnet-ISA II controller provides a
default of 5 clocks, or 250 ns, but this can be tuned for
faster systems with the Master Mode Read Active
(MSRDA) register (see section 2.5.2). Also, if
IOCHRDY is driven LOW, the PCnet-ISA II controller
will wait. The wait state counter must expire and
IOCHRDY must be HIGH for the PCnet-ISA II controller
to continue.
The PCnet-ISA II controller then accepts the memory
read data. The ISA bus requires all command lines to
remain inactive for at least 97 ns before starting
another bus cycle and the PCnet-ISA II controller pro-
vides at least two clocks or 100 ns of inactive time.
The ISA bus requires read data to be valid no more
than 173 ns after receiving MEMR active and the PC-
net-ISA II controller requires 10 ns of data setup time.
The ISA bus requires read data to provide at least 0 ns
of hold time and to be removed from the bus within 30
ns after MEMR goes inactive. The PCnet-ISA II control-
ler requires 0 ns of data hold time.
Master Mode Memory Write Cycle
After the PCnet-ISA II controller has acquired the ISA
bus, it can perform a memory write cycle. All timing is
generated relative to a 20 MHz clock which happens to
be the same as the network clock. Since there is no
way to tell if memory is 8- or 16-bit or when it is ready,
the PCnet-ISA II controller by default assumes 16-bit, 1
wait state memory. The wait state assumption is based
on the default value in the MSWRA register in
ISACSR1.
The cycle begins with SA0-19, SBHE, and LA17-23
being presented. The ISA bus requires them to be valid
at least 28 ns before MEMW goes active and data to be
valid at least 22 ns before MEMW goes active. The PC-
net-ISA II controller provides one clock or 50 ns of
setup time for all these signals.
The ISA bus requires MEMW to be active for at least
219 ns, and the PCnet-ISA II controller provides a
default of 5 clocks, or 250 ns, but this can be tuned for
faster systems with the Master Mode Write Active
(MSWRA) register (ISACSR1). Also, if IOCHRDY is
driven LOW, the PCnet-ISA II controller will wait.
IOCHRDY must be HIGH for the PCnet-ISA II controller
to continue.
The ISA bus requires data to be valid for at least 25 ns
after MEMW goes inactive, and the PCnet-ISA II con-
troller provides one clock or 50 ns.
The ISA bus requires all command lines to remain
inactive for at least 97 ns before starting another bus
cycle. The PCnet-ISA II controller provides at least two
clocks or 100 ns of inactive time when bit 4 in ISACSR2
is set. The EISA bus requires all command lines to
remain inactive for at least 170 ns before starting
another bus cycle. When bit 4 in ISACSR4 is cleared,
the PCnet-ISA II controller provides 200 ns of inactive
time.
Back-to-Back DMA Requests
The PCnet-ISA II provides for fair bus bandwidth shar-
ing between two bus mastering devices on the ISA bus
through an adaptive delay which is inserted between
back-to-back DMA requests.
When the PCnet-ISA II requires bus access immedi-
ately following a bus ownership period, it first checks
the status of the three currently unused DRQ pins. If a
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C961AVIW | PCnet⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA |
| Am79C965A | PCnet?-32 Single-Chip 32-Bit Ethernet Controller |
| AM79C970AKCW | PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
| AM79C970AKC | PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
| AM79C970A | PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C961AVI | 制造商:Rochester Electronics LLC 功能描述: |
| AM79C961AVI/W | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller |
| AM79C961AVI\\W | 制造商:Rochester Electronics LLC 功能描述: |
| AM79C961AVI\W | 制造商:Rochester Electronics LLC 功能描述: |
| AM79C961AVIW | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。