參數(shù)資料
型號(hào): AM79C961AVCW
廠商: ADVANCED MICRO DEVICES INC
元件分類(lèi): 微控制器/微處理器
英文描述: PCnet⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA
中文描述: 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144
封裝: TQFP-144
文件頁(yè)數(shù): 103/206頁(yè)
文件大小: 1507K
代理商: AM79C961AVCW
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)當(dāng)前第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)
Am79C961A
103
Read/write
when STOP or SPND bits are
set.
accessible
only
CSR12: Physical Address Register, PADR[15:0]
Bit
Name
Description
15-0 PADR[15:0]
Physical
PADR[15:0]. Undefined until
initialized either automatically by
loading the initialization block or
directly by an I/O write to this
register. The PADR bits are
transmitted PADR[0] first and
PADR[47] last.
Read/write
accessible
when STOP or SPND bits are
set.
Address
Register,
only
CSR13: Physical Address Register, PADR[31:16]
Bit
Name
Description
15-0PADR[31:16]
Physical
PADR[31:16]. Undefined until
initialized either automatically by
loading the initialization block or
directly by an I/O write to this
register. The PADR bits are
transmitted PADR[0] first and
PADR[47] last.
Read/write
accessible
when STOP or SPND bits are
set.
Address
Register,
only
CSR14: Physical Address Register, PADR[47:32]
Bit
Name
Description
15-0 PADR[47:32]
Physical
PADR[47:32]. Undefined until
initialized either automatically by
loading the initialization block or
directly by an I/O write to this
register. The PADR bits are
transmitted PADR[0] first and
PADR[47] last.
Read/write
accessible
when STOP or SPND bits are
set.
Address
Register,
only
CSR15: Mode Register
Bit
Name
Description
This register
s fields are loaded
during the PCnet-ISA II controller
initialization routine with the cor-
responding Initialization Block
values. The register can also be
loaded directly by an I/O write.
Activating the RESET pin clears
all bits of CSR15 to zero.
Promiscuous Mode.
When PROM =
1", all incoming
receive frames are accepted.
Read/write
accessible
when STOP or SPND bits are
set.
DisableReceiveBroadcast
.
When set, disables the PCnet-ISA
II controller from receiving broad-
cast messages. Used for proto-
cols that do not support broadcast
addressing, except as a function
of multicast. DRCVBC is cleared
by activation of the RESET pin
(broadcast messages will be
received).
Read/write
accessible
when STOP or SPND bits are
set.
Disable Receive Physical Ad-
dress. When set, the physical
address detection (Station or
node ID) of the PCnet-ISA II con-
troller will be disabled. Frames
addressed
to
individual physical address will
not be recognized (although the
frame may be accepted by the
EADI mechanism).
Read/write
accessible
when STOP or SPND bits are
set.
Disable Link Status. When
DLNKTST =
1", monitoring of
Link Pulses is disabled. When
DLNKTST =
0", monitoring of
Link Pulses is enabled. This bit
only has meaning when the
10BASE-T network interface is
selected.
Read/write
accessible
when STOP or SPND bits are
set.
Disable
Automatic
Correction. When DAPC =
1",
the 10BASE-T receive polarity
reversal algorithm is disabled.
Likewise, when DAPC =
0", the
polarity reversal algorithm is
enabled.
This bit only has meaning when
the 10BASE-T network interface
is selected.
Read/write
accessible
when STOP or SPND bits are
set.
15
PROM
only
14
DRCVBC
only
13
DRCVPA
the
nodes
only
12
DLNKTST
only
11
DAPC
Polarity
only
相關(guān)PDF資料
PDF描述
AM79C961AVIW PCnet⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA
Am79C965A PCnet?-32 Single-Chip 32-Bit Ethernet Controller
AM79C970AKCW PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AKC PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970A PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM79C961AVI 制造商:Rochester Electronics LLC 功能描述:
AM79C961AVI/W 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:LAN Node Controller
AM79C961AVI\\W 制造商:Rochester Electronics LLC 功能描述:
AM79C961AVI\W 制造商:Rochester Electronics LLC 功能描述:
AM79C961AVIW 制造商:AMD 制造商全稱(chēng):Advanced Micro Devices 功能描述:PCnet⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA