- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366550 > AM79C961AVCW (ADVANCED MICRO DEVICES INC) PCnet⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA PDF資料下載
參數(shù)資料
| 型號(hào)： | AM79C961AVCW |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | PCnet⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA |
| 中文描述： | 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144 |
| 封裝： | TQFP-144 |
| 文件頁數(shù)： | 64/206頁 |
| 文件大?。?/td> | 1507K |
| 代理商： | AM79C961AVCW |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁當(dāng)前第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁
64
Am79C961A
descriptor accesses are always either 3, 2, or 1 cycles
long, depending on which descriptor operation is being
performed.
If the TIMER bit is set, the 3, 2, or 1 cycles required in
a descriptor access may be performed as a part of a
bus mastership period in which any combination of
descriptor reads and writes and buffer reads and writes
are performed. When the TIMER bit is set, the Bus
Activity Timer (CSR82) and the bus access require-
ments of the PCnet-ISA II govern the operations per-
formed during a single bus mastership period.
3. FIFO DMA Transfers
FIFO DMA transfers occur when the PCnet-ISA II
microcode determines that transfers to and/or from the
FIFOs are required. Once the PCnet-ISA II BIU has
been granted bus mastership, it will perform a series of
consecutive transfer cycles before relinquishing the
bus.
When the Bus Activity Timer is disabled by clearing the
TIMER (CSR4, bit 13) bit, all FIFO DMA transfers
within a bus mastership period will be either read or
write cycles, and all transfers will be to adjacent,
ascending addresses. When the Bus Activity Timer is
enabled by setting the TIMER bit, DMA transfers within
a bus mastership period may consist of any mixture of
read and write cycles, without restriction on the
address ordering. This mode of operation allows the
PCnet-ISA II to accomplish more during each bus
ownership period.
The number of data transfer cycles contained within a
single bus mastership period is in general dependent
on the programming of the DMAPLUS (CSR4, bit 14)
and the TIMER (CSR4, bit 13) options. Several other
factors will also affect the length of the bus mastership
period. The possibilities are as follows:
If DMAPLUS = 0 and TIMER = 0, a maximum of 16
transfers to or from the FIFO will be performed by
default. This default value may be changed by writing
to the DMA Burst Register (CSR80, bits 7:0). Since
TIMER = 0, all FIFO DMA transfers within a bus mas-
tership period will be either read or write cycles, and all
transfers will be to adjacent, ascending addresses.
Note that DMAPLUS = 0 merely sets a maximum value
for the number of FIFO transfers that may occur during
one bus mastership period. The minimum number of
transfers in the bus mastership period will be deter-
mined by the settings of the FIFO watermarks and the
conditions of the FIFOs, and the value of the Bus Activ-
ity Timer (CSR82) if the TIMER bit is set.
If DMAPLUS = 1 and TIMER = 0, the bus mastership
period will continue until the transmit FIFO is filled to its
high threshold (read transfers) or the receive FIFO is
emptied to its low threshold (write transfers). Other
variables may also affect the end point of the bus mas-
tership period in this mode, including the particular con-
ditions existing within the FIFOs, and receive and
transmit status conditions. Since TIMER = 0, all FIFO
DMA transfers within a bus mastership period will be
either read or write cycles, and all transfers will be to
adjacent, ascending addresses.
If TIMER = 1, the bus mastership period will continue
until all
“
pending bus operations
”
are completed or until
the Bus Activity Timer value (CSR82) has expired.
These bus operations may consist of any mixture of
descriptor and buffer read and write accesses. If DMA-
PLUS = 1,
“
pending bus operations
”
includes any de-
scriptor accesses and buffer accesses that need to be
performed. If DMAPLUS = 0,
“
pending bus operations
”
include any descriptor accesses that need to be per-
formed and any buffer accesses that need to be per-
formed up to the limit specified by the DMA Burst
Register (CSR80, bits 7:0).
Note that when TIMER=1, following a last bus transac-
tion during a bus mastership period, the PCnet-ISA II
may keep ownership of the bus for up to approximately
1
μ
s. The PCnet-ISA II determines whether there are
further pending bus operations by waiting approxi-
mately 1
μ
s after the completion of every bus operation
(e.g. a descriptor or FIFO access). If, during the 1
μ
s
period, no further bus operations are requested by the
internal Buffer Management Unit, the PCnet-ISA II
determines that there are no further pending opera-
tions and gives up bus ownership. This 1
μ
s of unused
bus ownership time is more than made up for by the
efficiency gained by being able to perform any mixture
of descriptor and buffer read and write accesses during
a single bus ownership period.
The FIFO thresholds are programmable (see descrip-
tion of CSR80), as are the DMA Burst Register and Bus
Activity Timer values. The exact number of transfer
cycles in the case of DMAPLUS = 1 will be dependent
on the latency of the system bus to the PCnet-ISA II
controller
’
s DMA request and the speed of bus opera-
tion, but will be limited by the value in the Bus Activity
Timer register (if the TIMER bit is set), the FIFO condi-
tion, and receive and transmit status. Barring a
time-out by either of these registers, or exceptional re-
ceive and transmit events, or an end of packet signal
from the FIFO, the FIFO watermark settings and the
extent of Bus Grant latency will be the major factors de-
termining the number of accesses performed during
any given arbitration cycle when DMAPLUS = 1.
The IOCHRDY response of the memory device will
also affect the number of transfers when
DMAPLUS = 1, since the speed of the accesses will af-
fect the state of the FIFO. During accesses, the FIFO
may be filling or emptying on the network end. A slower
memory response will allow additional data to accumu-
late inside of the FIFO (during write transfers from the
receive FIFO). If the accesses are slow enough, a com-
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C961AVIW | PCnet⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA |
| Am79C965A | PCnet?-32 Single-Chip 32-Bit Ethernet Controller |
| AM79C970AKCW | PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
| AM79C970AKC | PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
| AM79C970A | PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C961AVI | 制造商:Rochester Electronics LLC 功能描述: |
| AM79C961AVI/W | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller |
| AM79C961AVI\\W | 制造商:Rochester Electronics LLC 功能描述: |
| AM79C961AVI\W | 制造商:Rochester Electronics LLC 功能描述: |
| AM79C961AVIW | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。