參數(shù)資料
型號： AM79C961AVCW
廠商： ADVANCED MICRO DEVICES INC
元件分類： 微控制器/微處理器
英文描述： PCnet⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA
中文描述： 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144
封裝： TQFP-144
文件頁數(shù)： 115/206頁
文件大小： 1507K
代理商： AM79C961AVCW
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁當前第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁
Am79C961A
115
matically incriminated by 1 or 2
when byte or word accesses,
respectively, are performed to
the
SRAMDP
(ISACSR0).
register
ISACSR2: Miscellaneous Configuration 1
Bit
Name
Description
15MODE_STATUS
Mode Status. This is a read-only
register which indicates whether
the PCnet-ISA II is configured in
slave mode. A set condition indi-
cates slave mode while a clear
condition indicates bus-master
condition.
10BASE-T External Loop back
Enable. This bit is usable only
when 10BASE-T is selected
AND PCnet-ISA II is in external
loop back. External loop back is
set during initialization via the
MODE
register.
TMAU_LOOPE is set, a board
level test is enabled via a loop
back
clip
which
10BASE-T RJ45 transmit pair to
the receiver pair. This will test all
external components (i.e. trans-
formers, resistors, etc.) of the
10BASE-T
path.
LOOPE assertion is not suitable
for live network tests. When
TMAU_LOOPE is deasserted,
default condition, external loop
back in 10BASE-T is allowed.
Programmed I/O Select. When
operating in the Bus Slave mode
with this bit reset to ZERO, a
shared memory implementation
is selected and the local SRAM
is accessible through memory
cycles on the ISA bus interface.
When operating in the Bus Slave
mode with this bit set to ONE, a
Programmed I/O implementa-
tion is selected and the local
SRAM is accessible through I/O
cycles on the ISA bus interface.
Refer to the Shared Memory and
Programmed I/O sections for
details on these two architecture
schemes.
When operating in the Bus Master
mode, this bit has no effect.
PIOSEL is reset to ZERO.
Slot Identification. This is a
read-only register bit which indi-
cates if PCnet-ISA II is either in
an 16 or 8 bit slot. Reading a one
indicates an 8 bit slot. Zero indi-
14 TMAU_LOOPE
When
ties
the
TMAU_
13
PIOSEL
12
SLOT_ID
cates a 16-bit slot. (SLOT_ID bit
is not valid after the INIT bit is set
in CSR0.)
ISA Protect. When set, the
ISACSR
’
s 0
–
2 and 4
–
9 are
protected from being written
over by software drivers. When
ISA_ PROTECT is cleared,
ISACSR
’
s 0
–
2 and 4
–
9 are
allowed to be written over by
software and reset by reading
the Software reset I/O location.
(Default is zero)
EISA Decode. This control bit
allows EISA product identifier reg-
isters 12-bit decode xC80 - xC83
(4 Bytes). Default is zero.
Plug and Play Active. When
this bit is set, PCnet-ISA II will
become active after serially
reading the EEPROM. If check
sum failure exist, PCnet-ISA II
will not become active and
alternate access method to
Plug and Play registers will
occur. Default is zero.
Address PROM Write Enable. It
is reset to zero by RESET. When
asserted, this pin allows write
access to the internal Address
PROM RAM. APWEN is used
also to protect the Flash device
from write cycles. When pro-
gramming of the Flash device is
required, the APWEN bit needs
to be set. When reset, this pin
protects the internal Address
PROM RAM, and external Flash
device from being overwritten.
EISA Level. This bit is a
read-only register. It indicates if
the level or edge sensitive inter-
rupts have been selected. A set
condition indicates level sensi-
tive interrupts. A clear condition
indicates ISA edge.
Disable Staggered Data Bus.
When this bit is a zero, the data
bus driver timing is staggered
from the address bus driver
timing in Bus Master mode.
When this bit is a one, the data
bus is not staggered. It is similar
to the PCnet-ISA
(Am79C960)
timing. This bit is reset to zero.
For most applications, this bit
should not have to be set.
11 ISA_PROTECT
10 EISA_DECODE
9
P&P_ACT
8
APWEN
7
EISA_LVL
6
DSDBUS
5 10BASE5_SEL
10BASE5 Select. When set, this
bit inverts the polarity of the DX-
CVR pin only when the AUI port
相關(guān)PDF資料
PDF描述
AM79C961AVIW PCnet⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA
Am79C965A PCnet?-32 Single-Chip 32-Bit Ethernet Controller
AM79C970AKCW PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AKC PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970A PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM79C961AVI 制造商:Rochester Electronics LLC 功能描述:
AM79C961AVI/W 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller
AM79C961AVI\\W 制造商:Rochester Electronics LLC 功能描述:
AM79C961AVI\W 制造商:Rochester Electronics LLC 功能描述:
AM79C961AVIW 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*