- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366550 > AM79C961AKIW (ADVANCED MICRO DEVICES INC) PCnet⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA PDF資料下載
參數(shù)資料
| 型號： | AM79C961AKIW |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | PCnet⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA |
| 中文描述： | 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP132 |
| 封裝： | PLASTIC, QFP-132 |
| 文件頁數(shù)： | 79/206頁 |
| 文件大?。?/td> | 1507K |
| 代理商： | AM79C961AKIW |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁當前第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁
Am79C961A
79
liding signals changes from active to idle. COL stays
active for 2 bit times at the end of a collision.
Signal Quality Error (SQE) Test
(Heartbeat) Function
The SQE function is disabled when the 10BASE-T port
is selected and in Link Fail state.
Jabber Function
The Jabber function inhibits the twisted pair transmit
function of the T-MAU if the TXD
±
circuit is active for an
excessive period (20 ms
–
150 ms). This prevents any
one node from disrupting the network due to a
‘
stuck-on
’
or faulty transmitter. If this maximum transmit
time is exceeded, the T-MAU transmitter circuitry is dis-
abled, the JAB bit is set (CSR4, bit 1), and the COL sig-
nal asserted. Once the transmit data stream to the
T-MAU is removed, an
“
unjab
”
time of 250 ms
–
750 ms
will elapse before the T-MAU deasserts COL and
re-enables the transmit circuitry.
Power Down
The T-MAU circuitry can be made to go into low power
mode. This feature is useful in battery powered or low
duty cycle systems. The T-MAU will go into power
down mode when RESET is active,
coma mode
is ac-
tive, or the T-MAU is not selected. Refer to the Power
Down Mode section for a description of the various
power down modes.
Any of the three conditions listed above resets the
internal logic of the T-MAU and places the device into
power down mode. In this mode, the Twisted Pair
driver pins (TXD
±
,TXP
±
) are asserted LOW, and the in-
ternal T-MAU status signals (LNKST, RCVPOL, XMT,
RCV and COLLISION) are inactive.
Once the SLEEP pin is deasserted, the T-MAU will be
forced into the Link Fail state. The T-MAU will move to
the Link Pass state only after 5
–
6 link beat pulses and/
or a single received message is detected on the RXD
±
pair.
In
Snooze
mode, the T-MAU receive circuitry will
remain enabled even while the SLEEP pin is driven
LOW.
The T-MAU circuitry will always go into power down
mode if RESET is asserted,
coma
is enabled, or the
T-MAU is not selected.
Full Duplex Operation
The PCnet-ISA II supports Full Duplex operation on the
10BASE-T, AUI, and GPSI ports. Full Duplex operation
allows simultaneous transmit and receive activity on
the TXD
±
and RXD
±
pairs of the 10BASE-T port, the
DO
±
and DI
±
pairs of the AUI port, and the TXDAT and
RXDAT pins of the GPSI port. It is enabled by the
FDEN and AUIFD bits located in ISACSR9. When op-
erating in the Full Duplex mode, the following changes
to device operation are made:
Bus Interface/Buffer Management Unit changes:
1. The first 64 bytes of every transmit frame are not
preserved in the transmit FIFO during transmission
of the first 512 bits transmitted on the network, as
described in the Transmit Exception Conditions
section. Instead, when Full Duplex mode is active
and a frame is being transmitted, the XMTFW bits
(CSR80, bits 9, 8)
always
govern when transmit
DMA is requested.
2. Successful reception of the first 64 bytes of every
receive frame is not a requirement for Receive DMA
to begin as described in the Receive Exception
Conditions section. Instead, receive DMA will be
requested as soon as either the RCVFW threshold
(CSR80 bits 12, 13) is reached or a complete valid
receive frame is in the Receive FIFO, regardless of
length. This receive FIFO operation is identical to
when the RPA bit (CSR124, bit 3) is set during Half
Duplex mode operation.
MAC Engine changes:
1. Changes to the Transmit Deferral mechanism:
A. Transmission is not deferred while receive is
active.
B. The Inter Packet Gap (IPG) counter which gov-
erns transmit deferral during the IPG between
back-to-back transmits is started when transmit
activity for the first packet ends instead of when
transmit
and
carrier activity ends.
2. When the AUI or GPSI port is active, Loss of Carrier
(LCAR) reporting is disabled (LCAR is still reported
when the 10BASE-T port is active if a packet is
transmitted while in the Link Fail state).
3. The 4.0
μ
s carrier sense blinding period after a
transmission during which the SQE test normally
occurs is disabled.
4. When the AUI or GPSI port is active, the SQE Test
error (Collision Error, CERR) reporting is disabled
(CERR is still reported when the 10BASE-T port is
active if a packet is transmitted while in the Link Fail
state).
5. The collision indication input to the MAC Engine is
ignored.
T-MAU changes:
1. The transmit to receive loopback path in the
T-MAU is disabled.
2. The collision detect circuit is disabled.
3. The
“
heartbeat
”
generation (SQE Test function)
is disabled.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C961AVCW | PCnet⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA |
| AM79C961AVIW | PCnet⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA |
| Am79C965A | PCnet?-32 Single-Chip 32-Bit Ethernet Controller |
| AM79C970AKCW | PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
| AM79C970AKC | PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C961APDLUTS | 制造商:Advanced Micro Devices 功能描述: |
| AM79C961AVC | 制造商:Rochester Electronics LLC 功能描述: 制造商:Advanced Micro Devices 功能描述:LAN Node Controller, 144 Pin, TQFP |
| AM79C961AVC/W | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller |
| AM79C961AVC\\W | 制造商:Rochester Electronics LLC 功能描述: |
| AM79C961AVC\W | 制造商:Rochester Electronics LLC 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。