- 您現(xiàn)在的位置：買賣IC網 > PDF目錄366550 > AM79C961AKIW (ADVANCED MICRO DEVICES INC) PCnet⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA PDF資料下載
參數資料
| 型號： | AM79C961AKIW |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | PCnet⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA |
| 中文描述： | 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP132 |
| 封裝： | PLASTIC, QFP-132 |
| 文件頁數： | 101/206頁 |
| 文件大?。?/td> | 1507K |
| 代理商： | AM79C961AKIW |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁當前第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁
Am79C961A
101
MFCOM is set by Reset and is
not affected by STOP.
Reserved locations. Read and
written as zero.
Receive Collision Counter Over-
flow.
This bit indicates the Receive
Collision Counter (CSR114) has
overflowed. It can be cleared by
writing a 1 to this bit. Also
cleared by RESET or setting the
STOP bit. Writing a 0 has no
effect.
Receive Collision Counter Over-
flow Mask.
If RCVCCOM is set, RCVCCO
will not set INTR in CSR0.
RCVCCOM is set by RESET
and is not affected by STOP.
Transmit Start status is set when-
ever PCnet-ISA II controller
begins transmission of a frame.
When TXSTRT is set, IRQ is
asserted if IENA = 1 and the
mask bit TXSTRTM (CSR4.2) is
clear.
TXSTRT is set by the MAC Unit
and cleared by writing a
“
1", set-
ting RESET or setting the STOP
bit. Writing a
“
0" has no effect.
Transmit
Start
TXSTRTM is set, the TXSTRT bit
in CSR4 will be masked and will
not set INTR flag in CSR0.
TXSTRTM is set by RESET and
is not affected by STOP.
Jabber Error is set when the
PCnet-ISA II controller Twist-
ed-pair MAU function exceeds
an allowed transmission limit.
Jabber is set by the TMAU cir-
cuit and can only be asserted in
10BASE-T mode.
When JAB is set, IRQ is assert-
ed if IENA = 1 and the mask bit
JABM (CSR4.4) is clear.
The JAB bit can be reset even if
the jabber condition is still
present.
JAB is set by the TMAU circuit
and cleared by writing a
“
1".
Writing a
“
0" has no effect. JAB
is also cleared by RESET or set-
ting the STOP bit.
Jabber Error Mask. If JABM is
set, the JAB bit in CSR4 will be
masked and will not set INTR
flag in CSR0.
7-6
RES
5
RCVCCO
4
RCVCCOM
3
TXSTRT
2
TXSTRTM
Mask.
If
1
JAB
0
JABM
JABM is set by RESET and is
not affected by STOP.
CSR5: Control 1
Bit
Name
Description
0
SPND
Suspend. Setting SPND to ONE
will cause the PCnet-ISA II con-
troller to start entering the sus-
pend mode. The host must poll
SPND until it reads a ONE back,
to determine that the PCnet-ISA
II controller has entered the sus-
pend mode. Setting SPND to
ZERO will get the PCnet-ISA II
controller out of suspend mode
and back into its active state.
SPND can only be set to ONE if
STOP (CSR0, bit 2) is set to
ZERO. Asserting the RESET
pin, reading the RESET register,
or setting the STOP bit forces
the PCnet-ISA II controller out of
suspend mode.
When the host requests the PC-
net-ISA II controller to enter the
suspend mode, the device first
finishes all on-going transmit
activity
and
corresponding transmit descrip-
tor entries. It then completes
any frame reception occurring
at the time the SPND bit was
set, and updates the corre-
sponding receive descriptor en-
tries. Any subsequent frames
incident upon the PCnet-ISA II
during suspend mode will not
be received, nor will any notifi-
cation be given as to the missed
frames (the MISS bit in CSR0
will not be updated while in sus-
pend mode). It then sets the
read-version of SPND to ONE
and enters the suspend mode.
In suspend mode, all of the
CSR registers are accessible.
As long as the PCnet-ISA II
controller is not reset while in
suspend mode (by asserting the
RESET pin, reading the RESET
register, or setting the STOP
bit), no reinitialization of the
device is required after the
device comes out of suspend
mode. The PCnet-ISA II control-
ler will continue at the transmit
and receive descriptor ring
locations, where it had left,
when it entered the suspend
mode.
updates
the
相關PDF資料 |
PDF描述 |
|---|---|
| AM79C961AVCW | PCnet⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA |
| AM79C961AVIW | PCnet⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA |
| Am79C965A | PCnet?-32 Single-Chip 32-Bit Ethernet Controller |
| AM79C970AKCW | PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
| AM79C970AKC | PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AM79C961APDLUTS | 制造商:Advanced Micro Devices 功能描述: |
| AM79C961AVC | 制造商:Rochester Electronics LLC 功能描述: 制造商:Advanced Micro Devices 功能描述:LAN Node Controller, 144 Pin, TQFP |
| AM79C961AVC/W | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller |
| AM79C961AVC\\W | 制造商:Rochester Electronics LLC 功能描述: |
| AM79C961AVC\W | 制造商:Rochester Electronics LLC 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。