- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366550 > AM79C961AKIW (ADVANCED MICRO DEVICES INC) PCnet⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA PDF資料下載
參數(shù)資料
| 型號： | AM79C961AKIW |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | PCnet⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA |
| 中文描述： | 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP132 |
| 封裝： | PLASTIC, QFP-132 |
| 文件頁數(shù)： | 116/206頁 |
| 文件大?。?/td> | 1507K |
| 代理商： | AM79C961AKIW |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁當前第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁
116
Am79C961A
is
10BASE5_SEL bit is set and the
AUI port is active, the DXCVR is
driven such that an external
DC-DC
converter
disabled
. The actual polarity of
the DXCVR pin is determined by
the DXCVRP bit in PnP Register
0xF0.
When the 10BASE-T port is
active, this bit has no effect.
10BASE5_SEL is reset to ZERO.
ISAINACT allows for reduced
inactive timing appropriate for
modern ISA machines. ISAINACT
is cleared when RESET is assert-
ed. When ISAINACT is a zero,
tMMR3 and tMMW3 parameters
are nominally 200 ns, which is
compatible with EISA system.
When ISAINACT is set by writing
a one, tMMR3 and tMMW3 are
nominally set to 100 ns.
EADI Select. Enables EADI
match mode.
When EADI mode is selected,
the pins named LED1, LED2,
and LED3 change in function
while LED0 continues to indicate
10BASE-T Link Status.
active.
When
the
will
be
4
ISAINACT
3
EADISEL
2
AWAKE
Auto-Wake. If AWAKE =
“
1", the
10BASE-T receive circuitry is
active during sleep and listens
for Link Pulses. LED0 indicates
Link Status and goes active if the
10BASE-T port comes out of
“
link fail
”
state. This LED0 pin
can be used by external circuitry
to re-enable the PCnet-ISA II
controller and/or other devices.
When AWAKE =
“
0", the Au-
to-Wake circuity is disabled.
This bit only has meaning when
the 10BASE-T network interface
is selected.
Media Select. It was previously
defined as ASEL (Auto Select)
and XMAUSEL (External MAU
Select) in the PCnet-ISA. They
are now combined together and
defined to be software compatible
1,0
MEDSEL
with ASEL and XMAUSEL in the
PCnet-ISA (Am79C960).
ISACSR3: EEPROM Configuration
Bit
Name
Description
15
EE_VALID
EEPROM Valid. This bit is a
read-only register. When a one
is read, EE_PROM has a valid
checksum. The sum of the total
bytes reads should equals FF
hex. When a zero is read, check-
sum failed, or SHFTBUSY pin
was sampled with a zero which
indicates no EEPROM present.
EEPROM Load. When written
with a one, the device will load
the EEPROM into the PC-
net-ISA II, performing self con-
figuration. This command must
be last write to ISACSR3 Regis-
ter. PCnet-ISA II will not respond
to any slave commands while
loading the EEPROM register.
EE_LOAD will be reset with a
zero after EEPROM is read. It
takes approximately, 1.4 ms for
serial EEPROM load process to
complete.
Reserved. Read and written as
zeros.
EEPROM Enable. When EE_EN
is written with a one, the lower
three bits of PRDB becomes SK,
DI and DO, respectively. EECS
and SHFBUSY are controlled by
the software select bits. This bit
must be written with a one to
write to or read from the EE-
PROM. PCnet-ISA II should be
in the STOP state when EE_EN
is written. When EE_EN is
cleared, DI/DO, SK, EECS and
SHFBUSY have no control.
Shift Busy. SHFBUSY allows for
the control of the SHFBUSY pin.
When a one is written, SHFBUSY
goes high provided EE_EN is a 1.
When a zero is written, SHF-
BUSY is held to a zero. When
EE_EN is cleared, SHFBUSY will
maintain the last value pro-
grammed. (Refer to Bit 4 above,
14
EE_LOAD
13
–
5
N/A
4
EE_EN
3
SHFBUSY
LED
EADI Function
1
SF/BD
2
SRD
3
SRDCLK
MEDSEL
(1:0)
Function
0
0
Software Select (Mode Reg, CSR15)
0
1
10BASE-T Port
1
0
Auto Selection (Default)
1
1
AUI Port
相關PDF資料 |
PDF描述 |
|---|---|
| AM79C961AVCW | PCnet⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA |
| AM79C961AVIW | PCnet⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA |
| Am79C965A | PCnet?-32 Single-Chip 32-Bit Ethernet Controller |
| AM79C970AKCW | PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
| AM79C970AKC | PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C961APDLUTS | 制造商:Advanced Micro Devices 功能描述: |
| AM79C961AVC | 制造商:Rochester Electronics LLC 功能描述: 制造商:Advanced Micro Devices 功能描述:LAN Node Controller, 144 Pin, TQFP |
| AM79C961AVC/W | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller |
| AM79C961AVC\\W | 制造商:Rochester Electronics LLC 功能描述: |
| AM79C961AVC\W | 制造商:Rochester Electronics LLC 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。