- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄364641 > ADS7870EA 12-Bit ADC, MUX, PGA and Internal Reference DATA ACQUISITION SYSTEM PDF資料下載
參數(shù)資料
| 型號： | ADS7870EA |
| 英文描述： | 12-Bit ADC, MUX, PGA and Internal Reference DATA ACQUISITION SYSTEM |
| 中文描述： | 12位ADC，復用器，PGA和內部基準數(shù)據(jù)采集系統(tǒng) |
| 文件頁數(shù)： | 25/27頁 |
| 文件大?。?/td> | 262K |
| 代理商： | ADS7870EA |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當前第25頁第26頁第27頁
25
ADS7870
Mode 2
This mode is similar to Mode 1 except that the conversion
result is provided LS byte first (equivalent to a sixteen bit
read from ADDR = 0).
Figures 15 and 16 show timing examples of an automatic
read back operation using Mode 2. In Figure 15, the result
of the previous conversion is retrieved. This example is for
LSB first, CCLK divider = 2, and SCLK active on rising
edge. The data may be read back immediately after the start
conversion instruction. It is not necessary to wait for the
conversion to actually start (or finish).
In Figure 16 the result of the just requested conversion is
retrieved. The micro-controller must wait for BUSY to go
inactive before clocking out the ADC Output Register. CS
must stay low while waiting for BUSY. This example is for
LS byte first, CCLK divider = 1, and SCLK active on falling
edge. Notice that the DOUT pin is not driven with correct
data until the appropriate active edge of SCLK.
Mode 3
This mode only returns the most significant byte of the
conversion. It is equivalent to an eight bit read from
ADDR = 1.
FIGURE 15. Timing Diagram for Automatic Read Back of Previous Conversion Result Using Mode 2.
FIGURE 16. Timing Diagram for Automatic Read Back of Current Conversion Result Using Mode 2.
y
y
{
zzzzy
{
||{
M0
M1
M2
M3
G0
G1
G2
1
OVR
0
0
0
B0
B1
B2
B3
B4
B5
B6
B7
B8
B9
B10
B11
SCLK
CS
CCLK
DIN
DOUT
BUSY
y
{
||{{
|||
yzzzzy
z
y
1
G2
G1
G0
M3
M2
M1
M0
B3
B2
B1
B0
0
0
0
OVR B11 B10
B9
B8
B7
B6
B5
B4
SCLK
CS
CCLK
DIN
DOUT
BUSY
相關PDF資料 |
PDF描述 |
|---|---|
| ADS7891 | CMOS Hex Schmitt Triggers 14-SO -55 to 125 |
| ADS800E | 12-Bit, 40MHz Sampling ANALOG-TO-DIGITAL CONVERTER |
| ADS800 | 12-Bit, 40MHz Sampling ANALOG-TO-DIGITAL CONVERTER |
| ADS800U | 12-Bit, 40MHz Sampling ANALOG-TO-DIGITAL CONVERTER |
| ADS826E(1) | 10-Bit, 60MHz Sampling ANALOG-TO-DIGITAL CONVERTER |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ADS7870EA/1K | 功能描述:模數(shù)轉換器 - ADC 12-Bit ADC MUX PGA RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS7870EA/1KG4 | 功能描述:模數(shù)轉換器 - ADC 12-Bit ADC MUX PGA RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS7870EA/250 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter， 12-Bit |
| ADS7870EAG4 | 功能描述:模數(shù)轉換器 - ADC 12-Bit ADC MUX PGA RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS7870EVM | 功能描述:數(shù)據(jù)轉換 IC 開發(fā)工具 ADS7870 Eval Mod RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
發(fā)布緊急采購，3分鐘左右您將得到回復。