- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄364641 > ADS7870EA 12-Bit ADC, MUX, PGA and Internal Reference DATA ACQUISITION SYSTEM PDF資料下載
參數(shù)資料
| 型號： | ADS7870EA |
| 英文描述： | 12-Bit ADC, MUX, PGA and Internal Reference DATA ACQUISITION SYSTEM |
| 中文描述： | 12位ADC，復(fù)用器，PGA和內(nèi)部基準(zhǔn)數(shù)據(jù)采集系統(tǒng) |
| 文件頁數(shù)： | 22/27頁 |
| 文件大小： | 262K |
| 代理商： | ADS7870EA |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當(dāng)前第22頁第23頁第24頁第25頁第26頁第27頁
22
ADS7870
ID Register
The ADS7870 has an ID Register (at ADDR = 31) to allow
the user to identify which revision of the ADS7870 is
installed. This is shown in Table XII.
Remaining Registers
The remaining register addresses are not used in the normal
operation of the ADS7870. These registers will return ran-
dom values when read and non-zero writes to these registers
will cause erratic behavior. Unused bits in the partially used
registers must always be written low.
STARTING A CONVERSION THROUGH
THE SERIAL INTERFACE
There are two methods of starting a conversion cycle through
the serial interface. The first (non-addressed or “direct”
mode) is by using the start conversion byte as described
earlier. The second (addressed mode) is by setting the CNV/
BSY bit in one of the registers by performing a write
instruction.
The conversion will start on the second falling edge of
CCLK after the eighth active edge of SCLK (for the instruc-
tion in non-addressed mode or the data in addressed mode).
The BUSY pin will go active (“1”) one DCLK period (1, 2,
4, or 8 CCLK periods depending on CFD1 and CFD0) after
the start of a conversion. This delay is to allow BUSY to go
inactive when conversions are queued to follow in immedi-
ate succession. BUSY will go inactive at the end of the
conversion.
If a conversion is already in progress when the CNV/BSY
bit is set on the eighth active SCLK edge, the CNV/BSY bit
will be placed in queue and the current conversion will be
allowed to finish. If a conversion is already queued, the new
one will replace the currently queued conversion. The queue
is only one conversion long. Immediately upon completion
of the current conversion, the next conversion will start. This
allows for maximum throughput through the A/D converter.
Since BUSY is defined to be inactive for the first A/D clock
period of the conversion, the inactive (falling) edge of
BUSY can be used to mark the end of a conversion (and start
of the next conversion).
Figure 11 shows the timing of a conversion start using the
convert start instruction byte. The double rising arrow on
SCLK indicates when the instruction is latched. The double
falling arrow on CCLK indicates where the conversion cycle
will actually start (second falling edge of CCLK after the
eight active edge of SCLK). This example is for LSB first,
CCLK divider = 1, and SCLK active on rising edge. Notice
that BUSY goes active one CCLK period later since CCLK
divider = 1.
BIT
SYMBOL
NAME
VALUE
FUNCTION
D7-D0
—
—
—
The contents of this register identify the revision of the ADS7870.
ID REGISTER
ADDR
D7 (MSB)
D6
D5
D4
D3
D2
D1
D0
31
0
0
0
0
0
0
0
1
TABLE XII. ID Register (ADDR = 31).
ADDR = 31
y
{
z
|
zyy
|{{
{{
||
zz
M0
M1
M2
M3
G0
G1
G2
1
Conversion Starts
SCLK
DOUT
CS
CCLK
BUSY
DIN
FIGURE 11. Timing Diagram Example for a Conversion Start using Serial Interface Convert Instruction.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADS7891 | CMOS Hex Schmitt Triggers 14-SO -55 to 125 |
| ADS800E | 12-Bit, 40MHz Sampling ANALOG-TO-DIGITAL CONVERTER |
| ADS800 | 12-Bit, 40MHz Sampling ANALOG-TO-DIGITAL CONVERTER |
| ADS800U | 12-Bit, 40MHz Sampling ANALOG-TO-DIGITAL CONVERTER |
| ADS826E(1) | 10-Bit, 60MHz Sampling ANALOG-TO-DIGITAL CONVERTER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADS7870EA/1K | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 12-Bit ADC MUX PGA RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS7870EA/1KG4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 12-Bit ADC MUX PGA RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS7870EA/250 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter， 12-Bit |
| ADS7870EAG4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 12-Bit ADC MUX PGA RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS7870EVM | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 ADS7870 Eval Mod RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。