參數(shù)資料
型號： AD9992BBCZRL
廠商： Analog Devices Inc
文件頁數(shù)： 48/92頁
文件大?。?/td> 0K
描述： IC CCD SGNL PROC 12BIT 105CSPBGA
產(chǎn)品變化通告： AD9992 Discontinuation 22/Feb/2012
標(biāo)準(zhǔn)包裝： 2,000
類型： CCD 信號處理器，12 位
輸入類型： 邏輯
輸出類型： 邏輯
接口： 3 線串口
電流 - 電源： 27mA
安裝類型： 表面貼裝
封裝/外殼： 105-LFBGA，CSPBGA
供應(yīng)商設(shè)備封裝： 105-CSPBGA（8x8）
包裝： 帶卷 (TR)
AD9992
Rev. C | Page 52 of 92
Table 23. GPO Registers
Register
Length
Range
Description
GP1_PROTOCOL
3b
0 to 7
0: Idle.
GP2_PROTOCOL
3b
0 to 7
1: No counter association, use MANUAL_TRIG bits to enable each GP signal.
GP3_PROTOCOL
3b
0 to 7
2: Link to primary counter.
GP4_PROTOCOL
3b
0 to 7
3: Link to secondary counter.
GP5_PROTOCOL
3b
0 to 7
4: Link to mode counter (from vertical timing generation).
GP6_PROTOCOL
3b
0 to 7
5: Primary repeat (allows GP signals to repeat with RapidShot).
GP7_PROTOCOL
3b
0 to 7
6: Secondary repeat (allows GP signals to repeat with RapidShot).
GP8_PROTOCOL
8b
0 to 7
7: Keep on.
MANUAL_TRIG
8b
Off/on
Manual trigger for each GP signal, for use with Protocol 1.
GP<1:8>_POL
8b
Low/high
Starting polarity for GP signals, only updated during PROTOCOL = 0.
SEL_GP<1:8>
8b
Off/on
1: Select GP toggles visible at GPO1 to GPO8 when output is enabled (default);
0: Select vertical signals visible at GPO4 to GPO8 when output is enabled.
GPO4: SUBCK.
GPO5: XV21.
GPO6: XV22.
GPO7: XV23.
GPO8: XV24.
GPO_OUTPUT_EN
8b
Off/on
1: Enable GPO1 to GPO8 outputs (one bit per output).
0: Disable GPO1 to GPO8 outputs, pins will be high-Z state (default).
GP*_USE_LUT
8b
Off/on
Send GP signals through a programmable look-up table (LUT).
LUT_FOR_GP12
4b
Logic setting
Desired logic to be realized on GP1 combined with GP2.
LUT_FOR_GP34
4b
Logic setting
Desired logic to be realized on GP3 combined with GP4.
LUT_FOR_GP56
4b
Logic setting
Desired logic to be realized on GP5 combined with GP6.
LUT_FOR_GP78
4b
Logic setting
Desired logic to be realized on GP7 combined with GP8.
Example logic settings for LUT_FOR_GPxy:
0x6: GPy XOR GPx (see Figure 64).
0x7: GPy NAND GPx.
0x8: GPy AND GPx.
0xE: GPy OR GPx.
GP*_TOG*_FD
13b
0 to 8191 field
Field of activity, relative to primary and secondary counter for corresponding toggle.
GP*_TOG*_LN
13b
0 to 8191 line
Line of activity for corresponding toggle.
GP*_TOG*_PX
13b
0 to 8191 pixel
Pixel of activity for corresponding toggle.
GPO_INT_EN
1b
Off/on
When set to 1, internal signals are viewable on GPO5 to GPO8.
GPO5: OUTCONTROL.
GPO6: HBLK.
GPO7: CLPOB.
GPO8: PBLK.
相關(guān)PDF資料
PDF描述
AD9995KCPZ IC CCD SIGNAL PROCESSOR 56-LFCSP
ADA4424-6ARUZ IC FILTR VID6CH SD/ED/HD 38TSSOP
ADATE302-02BBCZ IC DCL ATE 500MHZ DUAL 84CSPBGA
ADATE304BBCZ IC DCL ATE 200MHZ DUAL 84CSPBGA
ADATE305BSVZ IC DCL ATE 250MHZ DUAL 100TQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9993BBCZ 功能描述:IC MIXED-SIGNAL FRONT END 196BGA 制造商:analog devices inc. 系列:- 包裝:托盤 零件狀態(tài):在售 類型:ADC，DAC 輸入類型:LVDS 輸出類型:LVDS 接口:SPI 電流 - 電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:196-LFBGA，CSPBGA 供應(yīng)商器件封裝:196-CSPBGA（12x12） 標(biāo)準(zhǔn)包裝:1
AD9993BBCZRL 功能描述:IC MIXED-SIGNAL FRONT END 196BGA 制造商:analog devices inc. 系列:- 包裝:帶卷（TR） 零件狀態(tài):在售 類型:ADC，DAC 輸入類型:LVDS 輸出類型:LVDS 接口:SPI 電流 - 電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:196-LFBGA，CSPBGA 供應(yīng)商器件封裝:196-CSPBGA（12x12） 標(biāo)準(zhǔn)包裝:1,500
AD9993-EBZ 功能描述:EVAL BOARD MXFE AD9993 制造商:analog devices inc. 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:1
AD9994 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit CCD Signal Processor with Precision Timing Generator
AD9994BCP 制造商:Analog Devices 功能描述:AFE GEN PURPOSE 12-BIT 64LFCSP - Bulk
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*