- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1895 > AD9992BBCZRL (Analog Devices Inc)IC CCD SGNL PROC 12BIT 105CSPBGA PDF資料下載
參數(shù)資料
| 型號： | AD9992BBCZRL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 25/92頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CCD SGNL PROC 12BIT 105CSPBGA |
| 產(chǎn)品變化通告： | AD9992 Discontinuation 22/Feb/2012 |
| 標(biāo)準(zhǔn)包裝： | 2,000 |
| 類型： | CCD 信號處理器，12 位 |
| 輸入類型： | 邏輯 |
| 輸出類型： | 邏輯 |
| 接口： | 3 線串口 |
| 電流 - 電源： | 27mA |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 105-LFBGA，CSPBGA |
| 供應(yīng)商設(shè)備封裝： | 105-CSPBGA（8x8） |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁
AD9992
Rev. C | Page 31 of 92
Register
Length
Description
VREPA_3
13b
Number of repetitions for the V-Pattern Group A for third lines.
VREPA_4
13b
Number of repetitions for the V-Pattern Group A for fourth lines.
VREPB_ODD
13b
Number of repetitions for the V-Pattern Group B for odd lines.
VREPC_ODD
13b
Number of repetitions for the V-Pattern Group C for odd lines.
VREPD_ODD
13b
Number of repetitions for the V-Pattern Group D for odd lines.
VREPB_EVEN
13b
Number of repetitions for the V-Pattern Group B for even lines.
VREPC_EVEN
13b
Number of repetitions for the V-Pattern Group C for even lines.
VREPD_EVEN
13b
Number of repetitions for the V-Pattern Group D for even lines.
FREEZE1
13b
Pixel location where the V-outputs freeze or hold (see VMASK_EN). Also used as VALTSEL0_EVEN [12:0] register
when special VSEQALT_EN mode is enabled.
FREEZE2
13b
Pixel location where the V-outputs freeze or hold (see VMASK_EN). Also used as VALTSEL1_EVEN [12:0] register
when special VSEQALT_EN mode is enabled.
FREEZE3
13b
Pixel location where the V-outputs freeze or hold (see VMASK_EN). Also used as VALTSEL0_ODD [12:0] register
when special VSEQALT_EN mode is enabled.
FREEZE4
13b
Pixel location where the V-outputs freeze or hold (see VMASK_EN). Also used as VALTSEL1_ODD [12:0] register
when special VSEQALT_EN mode is enabled.
RESUME1
13b
Pixel location where the V-outputs resume operation (see VMASK_EN). Also used as VALTSEL0_EVEN [17:13]
register when S within line for each XV1 to XV24 output when special VSEQALT_EN mode is enabled.
RESUME2
13b
Pixel location where the V-outputs resume operation (see VMASK_EN). Also used as VALTSEL1_EVEN [17:13]
register when special VSEQALT_EN mode is enabled.
RESUME3
13b
Pixel location where the V-outputs resume operation (see VMASK_EN). Also used as VALTSEL0_ODD [17:13]
register when special VSEQALT_EN mode is enabled.
RESUME4
13b
Pixel location where the V-outputs resume operation (see VMASK_EN). Also used as VALTSEL1_ODD [17:13]
register when special VSEQALT_EN mode is enabled.
LASTREPLEN_A
13b
Separate length for last repetition of vertical pulses. Must be enabled using LASTREPLEN_EN.
Should be programmed to a value equal to the VLENA register.
LASTREPLEN_B
13b
Separate length for last repetition of vertical pulses. Must be enabled using LASTREPLEN_EN.
Should be programmed to a value equal to the VLENB register.
LASTREPLEN_C
13b
Separate length for last repetition of vertical pulses. Must be enabled using LASTREPLEN_EN.
Should be programmed to a value equal to the VLENC register.
LASTREPLEN_D
13b
Separate length for last repetition of vertical pulses. Must be enabled using LASTREPLEN_EN.
Should be programmed to a value equal to the VLEND register.
LASTTOG_A
13b
Optional fifth toggle position for the vertical signals. Must be enabled using LASTTOG_EN.
Note that the toggle position is common for all vertical signals.
LASTTOG_B
13b
Optional fifth toggle position for the vertical signals. Must be enabled using LASTTOG_EN.
Note that the toggle position is common for all vertical signals.
LASTTOG_C
13b
Optional fifth toggle position for the vertical signals. Must be enabled using LASTTOG_EN.
Note that the toggle position is common for all vertical signals.
LASTTOG_D
13b
Optional fifth toggle position for the vertical signals. Must be enabled using LASTTOG_EN.
Note that the toggle position is common for all vertical signals.
VSEQALT_EN
1b
Special V-sequence alternation mode is enabled when this register is programmed high.
VALT_MAP
1b
Enables the use of FREEZE/RESUME register locations to specify the VALTSEL0 and VALTSEL1 registers. Must be
enabled if VSEQALT mode is enabled.
VALTSEL0_EVEN
18b
Select lines for special V-sequence alternation mode for even lines. Used to concatenate VPAT Groups A/B/C/D into
unique merged patterns. Setting is used to specify one segment, with up to a maximum of 18 segments.
VALTSEL1_EVEN
18b
Select lines for special V-sequence alternation mode for even lines. Used to concatenate VPAT Groups A/B/C/D into
unique merged patterns. Setting is used to specify one segment, with up to a maximum of 18 segments.
VALTSEL0_ODD
18b
Select lines for special V-sequence alternation mode for odd lines. Used to concatenate VPAT Groups A/B/C/D into
unique merged patterns. Setting is used to specify one segment, with up to a maximum of 18 segments.
VALTSEL1_ODD
18b
Select lines for special V-sequence alternation mode for odd lines. Used to concatenate VPAT Groups A/B/C/D into
unique merged patterns. Setting is used to specify one segment, with up to a maximum of 18 segments.
SPC_PAT_EN
1b
Enable special V-pattern to be inserted into one repetition of a VPATA series.
SPC_PAT_EN [0]: Set to 1 to enable VPATB to be used as special pattern insertion.
SPC_PAT_EN [1]: Set to 1 to enable VPATC to be used as special pattern insertion.
SPC_PAT_EN [2]: Set to 1 to enable VPATD to be used as special pattern insertion.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9995KCPZ | IC CCD SIGNAL PROCESSOR 56-LFCSP |
| ADA4424-6ARUZ | IC FILTR VID6CH SD/ED/HD 38TSSOP |
| ADATE302-02BBCZ | IC DCL ATE 500MHZ DUAL 84CSPBGA |
| ADATE304BBCZ | IC DCL ATE 200MHZ DUAL 84CSPBGA |
| ADATE305BSVZ | IC DCL ATE 250MHZ DUAL 100TQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9993BBCZ | 功能描述:IC MIXED-SIGNAL FRONT END 196BGA 制造商:analog devices inc. 系列:- 包裝:托盤 零件狀態(tài):在售 類型:ADC，DAC 輸入類型:LVDS 輸出類型:LVDS 接口:SPI 電流 - 電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:196-LFBGA，CSPBGA 供應(yīng)商器件封裝:196-CSPBGA（12x12） 標(biāo)準(zhǔn)包裝:1 |
| AD9993BBCZRL | 功能描述:IC MIXED-SIGNAL FRONT END 196BGA 制造商:analog devices inc. 系列:- 包裝:帶卷（TR） 零件狀態(tài):在售 類型:ADC，DAC 輸入類型:LVDS 輸出類型:LVDS 接口:SPI 電流 - 電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:196-LFBGA，CSPBGA 供應(yīng)商器件封裝:196-CSPBGA（12x12） 標(biāo)準(zhǔn)包裝:1,500 |
| AD9993-EBZ | 功能描述:EVAL BOARD MXFE AD9993 制造商:analog devices inc. 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:1 |
| AD9994 | 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit CCD Signal Processor with Precision Timing Generator |
| AD9994BCP | 制造商:Analog Devices 功能描述:AFE GEN PURPOSE 12-BIT 64LFCSP - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。