參數(shù)資料
型號: 70T631S12DDGI
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: SRAM
英文描述: 256K X 18 DUAL-PORT SRAM, 12 ns, PQFP144
封裝: 20 X 20 MM, 1.40 MM HIEGHT, GREEN, TQFP-144
文件頁數(shù): 24/27頁
文件大?。?/td> 220K
代理商: 70T631S12DDGI
IDT70T633/1S
High-Speed 2.5V 512/256K x 18 Asynchronous Dual-Port Static RAM
Industrial and Commercial Temperature Ranges
6
Pin Names
Left Port
Right Port
Names
CE0L, CE1L
CE0R, CE1R
Chip Enables (Input)
R/
WL
R/
WR
Read/Write Enable (Input)
OEL
OER
Output Enable (Input)
A0L - A18L
(1)
A0R - A18R
(1)
Address (Input)
I/O0L - I/O17L
I/O0R - I/O17R
Data Input/Output
SEML
SEMR
Semaphore Enable (Input)
INTL
INTR
Interrupt Flag (Output)
BUSYL
BUSYR
Busy Flag (Output)
UBL
UBR
Upper Byte Select (Input)
LBL
LBR
Lower Byte Select (Input)
VDDQL
VDDQR
Power (I/O Bus) (3.3V or 2.5V)
(2) (Input)
OPTL
OPTR
Option for selecting VDDQX
(2,3) (Input)
ZZL
ZZR
Sleep Mode Pin
(4) (Input)
M/
S
Master or Slave Select (Input)
(5)
VDD
Power (2.5V)
(2) (Input)
VSS
Ground (0V) (Input)
TDI
Test Data Input
TDO
Test Data Output
TCK
Test Logic Clock (10MHz) (Input)
TMS
Test Mode Select (Input)
TRST
Reset (Initialize TAP Controller) (Input)
5670 tbl 01
NOTES:
1. Address A18x is a NC for IDT70T631.
2. VDD, OPTX, and VDDQX must be set to appropriate operating levels prior to
applying inputs on I/OX.
3. OPTX selects the operating voltage levels for the I/Os and controls on that port.
If OPTX is set to VDD (2.5V), then that port's I/Os and controls will operate at 3.3V
levels and VDDQX must be supplied at 3.3V. If OPTX is set to VSS (0V), then that
port's I/Os and controls will operate at 2.5V levels and VDDQX must be supplied
at 2.5V. The OPT pins are independent of one another—both ports can operate
at 3.3V levels, both can operate at 2.5V levels, or either can operate at 3.3V
with the other at 2.5V.
4. The sleep mode pin shuts off all dynamic inputs, except JTAG inputs, when
asserted. OPTx,
INTx, M/S and the sleep mode pins themselves (ZZx) are
not affected during sleep mode. It is recommended that boundry scan not be
operated during sleep mode.
5.
BUSY is an input as a Slave (M/S=VIL) and an output when it is a Master
(M/
S=VIH).
相關(guān)PDF資料
PDF描述
70V18L15PF8 64K X 9 DUAL-PORT SRAM, 15 ns, PQFP100
70V3319S166BFG 256K X 18 DUAL-PORT SRAM, 3.6 ns, CBGA208
70V3319S133BCGI 256K X 18 DUAL-PORT SRAM, 4.2 ns, CBGA256
70V9389L9PRFI8 64K X 18 DUAL-PORT SRAM, 20 ns, PQFP128
IDT70V9289L9PRF8 64K X 16 DUAL-PORT SRAM, 20 ns, PQFP128
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
70T631S15BC 制造商:Integrated Device Technology Inc 功能描述:SRAM Chip Async Dual 2.5V 4M-Bit 256K x 18 15ns 256-Pin CABGA Tray 制造商:Integrated Device Technology Inc 功能描述:SRAM ASYNC DUAL 2.5V 4.5MBIT 256KX18 15NS 256BGA - Rail/Tube 制造商:Integrated Device Technology Inc 功能描述:256K X 18 STD-PWR, 2.5V DUAL PORT RAM
70T631S15BC8 制造商:Integrated Device Technology Inc 功能描述:SRAM Chip Async Dual 2.5V 4M-Bit 256K x 18 15ns 256-Pin CABGA T/R 制造商:Integrated Device Technology Inc 功能描述:SRAM ASYNC DUAL 2.5V 4.5MBIT 256KX18 15NS 256BGA - Tape and Reel 制造商:Integrated Device Technology Inc 功能描述:256K X 18 STD-PWR, 2.5V DUAL PORT RAM
70T631S15BF 功能描述:靜態(tài)隨機(jī)存取存儲器 256K X 18 STD-PWR, 2.5V DUAL PORT RAM RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
70T631S15BF8 制造商:Integrated Device Technology Inc 功能描述:SRAM Chip Async Dual 2.5V 4M-Bit 256K x 18 15ns 208-Pin CABGA T/R 制造商:Integrated Device Technology Inc 功能描述:SRAM ASYNC DUAL 2.5V 4.5MBIT 256KX18 15NS 208FPBGA - Tape and Reel 制造商:Integrated Device Technology Inc 功能描述:256K X 18 STD-PWR, 2.5V DUAL PORT RAM
70T633S10BC 功能描述:靜態(tài)隨機(jī)存取存儲器 512K X 18 STD-PWR, 2.5V DUAL PORT RAM RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray